Arai Masayuki | Faculty Of System Design Tokyo Metropolitan University
スポンサーリンク
概要
関連著者
-
Iwasaki Kazuhiko
Faculty Of Engineering Chiba University
-
Arai Masayuki
Faculty Of System Design Tokyo Metropolitan University
-
Iwasaki Kazuhiko
Faculty Of System Design Tokyo Metropolitan University
-
ARAI Masayuki
Tokyo Metropolitan University
-
IWASAKI Kazuhiko
Tokyo Metropolitan University
-
Iwasaki K
Tokyo Metropolitan Univ. Tokyo Jpn
-
Arai Masayuki
Tokyo Metropolitan Univ. Tokyo Jpn
-
Arai Masayuki
Faculty of System Design, Tokyo Metropolitan University
-
FUKUMOTO Satoshi
Faculty of System Design, Tokyo Metropolitan University
-
UZZAMAN Anis
Cadence Design Systems, Inc.
-
KELLER Brion
Cadence Design Systems, Inc.
-
Fukumoto Satoshi
Tokyo Metropolitan Univ. Hachioji‐shi Jpn
-
Keller Brion
Cadence Design Systems Inc.
-
Uzzaman Anis
Cadence Design Systems Inc.:faculty Of System Design Tokyo Metropolitan University
-
Snethen Tom
Cadence Design Systems Inc.
-
Nakao Michinobu
Renesas Technology Corp.
-
Uzzaman Anis
Cadence Design Systems Inc.
-
Ohara Mamoru
Graduate School Of Engineering Tokyo Metropolitan University:tokyo Metropolitan Industry Technology
-
Suzuki Iwao
Renesas Technology Corp.
-
ENDO Tatsuro
Faculty of System Design, Tokyo Metropolitan University
-
Suzuki Ryo
Graduate School Of Bioresources Mie University
-
Endo Tatsuro
Faculty Of System Design Tokyo Metropolitan University
-
Suzuki Ryo
Graduate School of Engineering, Tokyo Metropolitan University
-
IWASAKI Kazuhiko
Faculty of System Design, Tokyo Metropolitan University
-
NAKAO Michinobu
Renesas Electronics Corp.
著作論文
- Note on programmable on-product clock generation (OPCG) circuitry for low power aware delay test (ディペンダブルコンピューティング)
- Study on Test Data Reduction Combining Illinois Scan and Bit Flipping
- Reduction of Area per Good Die for SoC Memory Built-In Self-Test
- Checkpoint Time Arrangement Rotation in Hybrid State Saving with a Limited Number of Periodical Checkpoints