Yoneda T | Soka Univ. Hachioji‐shi Jpn
スポンサーリンク
概要
関連著者
-
Yoneda T
Soka Univ. Hachioji‐shi Jpn
-
Yoneda T
Infrastructure Systems Research Division National Institute Of Informatics
-
Myers C
Univ. Utah Ut Usa
-
Myers Chris
Department Of Electrical And Computer Engineering University Of Utah
-
YONEDA Tomohiro
National Institute of Informatics
-
KITAI Tomoya
Graduate School of Information Science and Engineering, Department of Computer Science, Tokyo Instit
-
YONEDA Tomohiro
Infrastructure Systems Research Division, National Institute of Informatics
-
MERCER Eric
Brigham Young University
-
Kitai Tomoya
Graduate School Of Information Science And Engineering Department Of Computer Science Tokyo Institut
-
OGURO Yusuke
Graduate School of Information Science and Engineering, Dept. of Computer Science, Tokyo Institute o
-
Oguro Yusuke
Graduate School Of Information Science And Engineering Dept. Of Computer Science Tokyo Institute Of
-
MERCER Eric
Department of Electrical and Computer Engineering, University of Utah
-
Yoneda Tae
The Authors Are With The Department Of Information Systems Science University Of Soka
-
OHTA Tadashi
The authors are with the Department of Information Systems Science, University of Soka
-
YONEDA Tomohiro
the Department of Computer Science, Tokyo Institute of Technology
-
RYUBA Hikaru
the Department of Computer Science, Tokyo Institute of Technology
-
Yoneda Tomohiro
National Inst. Of Informatics Tokyo Jpn
-
Ohta Tadashi
The Author Is With The Faculty Of Engineering Soka University
-
Ohta Tadashi
The Authors Are With The Department Of Information Systems Science University Of Soka
-
Ryuba Hikaru
The Department Of Computer Science Tokyo Institute Of Technology:nec
著作論文
- Failure Trace Analysis of Timed Circuits for Automatic Timing Constraints Derivation(Dependable Computing)
- Partial Order Reduction for Timed Circuit Verification Based on Level Oriented Model(Verification and Dependability Analysis)(Dependable Computing)
- Partial Order Reduction for Timed Circuit Verification Based on Level Oriented Model
- Modular Synthesis of Timed Circuits Using Partial Order Reduction
- Automatic Elicitation of Knowledge for Detecting Feature Interactions in Telecommunication Services(Special Issue on Knowledge-Based Software Engineering)
- CTL Model Checking of Time Petri Nets Using Geometric Regions