KOTANI Manabu | Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto Univers

スポンサーリンク

概要

• 同名の論文著者
• Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto Universの論文著者

関連著者

• 小野寺 秀俊

  京都大学工学部電子工学科

• Onodera Hidetoshi

  Department of Communications and Computer Engineering, Kyoto University

• Onodera H

  Kyoto Univ. Kyoto‐shi Jpn

• Onodera Hidetoshi

  Kyoto Univ. Kyoto‐shi Jpn

• Onodera Hidetoshi

  Department Of Communications And Computer Engineering Graduate School Of Informatics Kyoto Universit

• 小野寺 秀俊

  滋賀県立大学工学部

• Kobayashi Kazutoshi

  Kyoto Univ. Kyoto‐shi Jpn

• Katsuki Kazuya

  Department Of Communications And Computer Engineering Graduate School Of Informatics Kyoto Universit

• KOBAYASHI Kazutoshi

  Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto Univers

• KOTANI Manabu

  Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto Univers

• 小野寺 秀俊

  京都大学大学院工学研究科電子通信工学専攻

• Kotani Manabu

  Department Of Communications And Computer Engineering Graduate School Of Informatics Kyoto Universit

• 小野寺 秀俊

  京都大学情報学研究科通信情報システム専攻:京都大学光・電子理工学教育研究センター

• Onodera Hidetoshi

  Department of Communication and Computer Engineering, Graduate School of Informatics, Kyoto University, Kyoto 606-8501, Japan

• Kobayashi Kazutoshi

  Department of Applied Chemistry, Faculty of Science, Science University of Tokyo

• SUGIHARA Yuuri

  Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto Univers

• KUME Yohei

  Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto Univers

• Kume Yohei

  Department Of Communications And Computer Engineering Graduate School Of Informatics Kyoto Universit

• Sugihara Yuuri

  Department Of Communications And Computer Engineering Graduate School Of Informatics Kyoto Universit

もっと見る 閉じる

著作論文

• A 90nm 48×48 LUT-Based FPGA Enhancing Speed and Yield Utilizing Within-Die Delay Variations(Low-Power and High-Performance VLSI Circuit Technology,VLSI Technology toward Frontiers of New Market)
• A 90nm LUT Array for Speed and Yield Enhancement by Utilizing Within-Die Delay Variations(Digital,Low-Power, High-Speed LSIs and Related Technologies)

スポンサーリンク