Silicon-based dual-gate single-electron transistors for logic applications

スポンサーリンク

概要

• 論文の詳細を見る
• Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文

著者

• Yang Hong‐seon

  Seoul National Univ. Seoul Kor

• Kang Kwon-chil

  Inter-university Semiconductor Research Center (isrc):school Of Electrical Engineering And Computer

関連論文

• Characteristic of Dual-Gate Single Electron Transistor (DG-SET) with extended channel using shallow doping and sidewall patterning for suppressing MOS current(Session 9B : Nano-Scale devices and Physics)
• Characteristic of Dual-Gate Single Electron Transistor (DG-SET) with extended channel using shallow doping and sidewall patterning for suppressing MOS current(Session 9B : Nano-Scale devices and Physics)
• Design and Simulation of Self-Aligned Vertical Island Single Electron Transistor (VI-SET) with Electrical Tunneling Barrier
• Design and Simulation of Self-Aligned Vertical Island Single Electron Transistor (VI-SET) with Electrical Tunneling Barrier
• Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for room temperature operation(Session3: Emerging Devices I)
• Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for room temperature operation(Session3: Emerging Devices I)
• Dual-gate single-electron transistor with silicon nano wire channel and surrounding side gates (Special issue: Solid state devices and materials)
• Simulation of Gate-All-Around Tunnel Field-Effect Transistor with an n-Doped Layer
• Recessed Channel Dual Gate Single Electron Transistors (RCDG-SETs) for Room Temperature Operation
• Silicon-based dual-gate single-electron transistors for logic applications

スポンサーリンク