Si
スポンサーリンク
概要
- 論文の詳細を見る
The interaction between two stress techniques, strain-relaxed buffers (SRBs) and epitaxial source/drain stressors, is studied on short, Si<inf>1-x</inf>Ge<inf>x</inf>- and Ge-channel planar transistors. This work focuses on the longitudinal channel stress generated by these two techniques. Unlike for unstrained silicon-channel transistors, for strained channels on top of a strain-relaxed buffer a source/drain stressor without recess generates similar longitudinal channel stress than source/drain stressors with a deep recess. The least efficient stress transfer is obtained for source/drain stressors with a small recess that removes only the strained channel, not the substrate underneath. These trends are explained by a trade-off between elastic relaxation of the strained-channel during source/drain recess and the increased stress generation of thicker source/drain stressors. For Ge-channel pFETs, GeSn source/drains and Si<inf>1-x</inf>Ge<inf>x</inf>strain-relaxed buffers are efficient stressors for mobility enhancement. The former is more efficient for gate-last schemes than for gate-first, while the stress generated by the SRB is found to be independent of the gate-scheme.
- 2013-04-25
著者
-
Mitard Jerome
IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
-
Eneman Geert
IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
-
Vincent Benjamin
IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
-
Loo Roger
IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
-
Horiguchi Naoto
IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
-
Thean Aaron
IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
-
De Keersgieter
IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
-
Witters Liesbeth
IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
-
Hikavyy Andriy
IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
-
Collaert Nadine
IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
関連論文
- High Hole Mobility in 65 nm Strained Ge p-Channel Field Effect Transistors with HfO2 Gate Dielectric
- Multi-Gate Fin Field-Effect Transistors Junctions Optimization by Conventional Ion Implantation for (Sub-)22 nm Technology Nodes Circuit Applications
- W versus Co--Al as Gate Fill-Metal for Aggressively Scaled Replacement High-k/Metal Gate Devices for (Sub-)22 nm Technology Nodes
- Effective Work Function Engineering for Aggressively Scaled Planar and Multi-Gate Fin Field-Effect Transistor-Based Devices with High-k Last Replacement Metal Gate Technology
- Si
- Two- and Three-Dimensional Fully-Depleted Extension-Less Devices for Advanced Logic and Memory Applications