Impact of Geometrical and Electrical Parameters on Speed Performance Characteristics in Ultimate Double-Gate Metal–Oxide–Semiconductor Field-Effect Transistors
スポンサーリンク
概要
- 論文の詳細を見る
In this paper we present a detailed simulation analysis of the impact of geometrical (channel length, silicon film thickness and gate oxide thickness) and electrical (channel doping level and supply voltage) parameters on speed performance characteristics of double-gate metal–oxide–semiconductor field-effect transistor (MOSFET). Essential indicators of the speed performance characteristics, such as inverter delay, gate capacitances and ratio between on-state current ($I_{\text{ON}}$) and off-state current ($I_{\text{OFF}}$), are investigated as a function of the device architecture. The study provides important guidelines for optimizing the double-gate structure in order to obtain the best compromise between power consumption and switching speed. The simulation results show that a single reduction in gate length (without modifying other device parameters) decreases the complementary MOS (CMOS) inverter delay, but strongly increases the power consumption. The reduction in channel length must be accompanied by the use of ultrathin and low doped silicon films in order to reduce the power consumption without increasing the inverter delay.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2008-05-25
著者
-
AUTRAN Jean-Luc
L2MP, Bat. IRPHE
-
Munteanu Daniela
L2MP, Bât. IRPHE, 49 rue Joliot-Curie, BP 146, 13384 Marseille Cedex 13, France
-
Loussier Xavier
L2MP, Bât. IRPHE, 49 rue Joliot-Curie, BP 146, 13384 Marseille Cedex 13, France
-
Tintori Olivier
L2MP, Bât. IRPHE, 49 rue Joliot-Curie, BP 146, 13384 Marseille Cedex 13, France
-
Autran Jean-Luc
L2MP, Bât. IRPHE, 49 rue Joliot-Curie, BP 146, 13384 Marseille Cedex 13, France
-
Loussier Xavier
L2MP, Bât. IRPHE, 49 rue Joliot-Curie, BP 146, 13384 Marseille Cedex 13, France
関連論文
- Performance Degradation Induced by Fringing Field-Induced Barrier Lowering and Parasitic Charge in Double-Gate Metal-Oxide-Semiconductor Field-Effect Transistors with High-κ Dielectrics
- Impact of Geometrical and Electrical Parameters on Speed Performance Characteristics in Ultimate Double-Gate Metal–Oxide–Semiconductor Field-Effect Transistors