High-Throughput Configurable Motion Estimation Processor Core for Video Applications
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, we present a configurable motion estimation processor to implement a full search block-matching algorithm. In terms of the performance requirements for different video applications, a scalable and configurable architecture can be designed to meet the specifications of system requirements such as the function, the throughput rate and external memory bandwidth. The proposed motion estimation architecture is designed to achieve the high-throughput requirements by configuring the following parameters: current block size ($N$), search range ($ p$), and multiple-slice processing ($m$). It also efficiently reuse data of the vertically and horizontally adjacent candidate blocks to save external memory bandwidth. Implementation results show the proposed architecture is simple, modular, and regular.
- Published by the Japan Society of Applied Physics through the Institute of Pure and Applied Physicsの論文
- 2006-04-30
著者
-
Chen Lien-fei
Department Of Electrical Engineering National Chung Hsing University
-
Lai Yeong-kang
Department Of Electrical Engineering National Chung Hsing University
関連論文
- A Cost Effective Interconnection Network for Reconfigurable Computing Processor in Digital Signal Processing Applications(Novel Device Architectures and System Integration Technologies)
- A High Throughput Configurable Motion Estimation Processor Core for Video Applications
- A Novel Reconfigurable Computing Core for Multimedia System-on-Chip Applications
- An Object Tracking Processor Core for Intelligent Surveillance System-on-Chip Applications
- Scalable Motion Estimation Core for Multimedia System-on-Chip Applications
- A Reconfigurable Computing Processor Core for Multimedia System-on-Chip Applications
- Scalable Motion Estimation Processor Core for Multimedia System-on-Chip Applications
- High-Throughput Configurable Motion Estimation Processor Core for Video Applications