A Reconfigurable Computing Processor Core for Multimedia System-on-Chip Applications
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, a reconfigurable computing processor core for multimedia system-on-chip (SOC) applications is proposed. The reconfigurable computing processor comprises two-way single instruction stream multiple data stream (SIMD) based function units, flexible interconnection networks, two instruction caches, and two data caches. Every function units receives the instructions to perform three pipelining stages of operations to increase the throughput rate. With flexible interconnection networks and re-configurability, the reconfigurable computing processor core can not only perform 8-, 16-, 32-, and 64-bit simple operations but also perform some complex operations. In addition, the very large scale integration (VLSI) architecture has been implemented in 0.18 μm complementary metal oxide semiconductor (CMOS) process. Because of these features, the proposed reconfigurable architecture offers a feasible solution for multimedia SOC applications.
- 2006-04-30
著者
-
Chen Lien-fei
Department Of Electrical Engineering National Chung Hsing University
-
Lai Yeong-kang
Department Of Electrical Engineering National Chung Hsing University
-
Chen Jian-chou
Department Of Electrical Engineering National Chung Hsing University
-
Lai Yeong-Kang
Department of Electrical Engineering, National Chung Hsing University, No. 250, Kuo Kuang Road, Taichung, Taiwan, R.O.C.
-
Chen Jian-Chou
Department of Electrical Engineering, National Chung Hsing University, No. 250, Kuo Kuang Road, Taichung, Taiwan, R.O.C.
-
Chen Lien-Fei
Department of Electrical Engineering, National Chung Hsing University, No. 250, Kuo Kuang Road, Taichung, Taiwan, R.O.C.
関連論文
- A Cost Effective Interconnection Network for Reconfigurable Computing Processor in Digital Signal Processing Applications(Novel Device Architectures and System Integration Technologies)
- A High Throughput Configurable Motion Estimation Processor Core for Video Applications
- A Novel Reconfigurable Computing Core for Multimedia System-on-Chip Applications
- An Object Tracking Processor Core for Intelligent Surveillance System-on-Chip Applications
- Scalable Motion Estimation Core for Multimedia System-on-Chip Applications
- A Reconfigurable Computing Processor Core for Multimedia System-on-Chip Applications
- Scalable Motion Estimation Processor Core for Multimedia System-on-Chip Applications
- High-Throughput Configurable Motion Estimation Processor Core for Video Applications