Ramp Slope Built-in-Self-Calibration Scheme for Single-Slope Column Analog-to-Digital Converter Complementary Metal–Oxide–Semiconductor Image Sensor
スポンサーリンク
概要
- 論文の詳細を見る
The conversion gain of a single-slope analog-to-digital converter (ADC) suffers from the process and frequency variations. This ADC gain variation eventually limits the performance of image signal processing (ISP) in a complementary metal–oxide–semiconductor (CMOS) image sensor (CIS). This paper proposes a ramp slope built-in-self-calibration (BISC) scheme for a CIS. The CIS with the proposed BISC was fabricated with a 0.35-μm CMOS process. The measurement results show that the proposed architecture effectively calibrates the ramp slope against the process and the clock frequency variation. The silicon area overhead is less than 0.7% of the full chip area.
- 2006-02-25
著者
-
Lee Yonghee
System Lsi Division Semiconductor Business Samsung Electronics Corporation
-
Jung Wunki
Department Of Electrical And Electronic Engineering Yonsei University
-
Ham Seogheon
Department Of Electrical And Electronic Engineering Yonsei University
-
Lee Dongmyung
Department Of Electrical And Electronic Engineering Yonsei University
-
HAN Gunhee
Department of Electrical & Electronic Engineering, Yonsei University
-
Lee Yonghee
System LSI Division, Semiconductor Business, Samsung Electronics Corporation, San #24 Nongseo-Ri, Giheung-Eup, Yongin-City, Kyungki-Do, Korea
-
Ham Seogheon
Department of Electrical and Electronic Engineering, Yonsei University, 134 Sinchon-dong, Seodaemun-gu, Seoul, Korea
関連論文
- A Low-Power Implementation Scheme of Interpolation FIR Filters Using Distributed Arithmetic(Integrated Electronics)
- An Acceleration Processor for Data Intensive Scientific Computing(Scientific and Engineering Computing with Applications)(Hardware/Software Support for High Performance Scientific and Engineering Computing)
- Ramp Slope Built-in-Self-Calibration Scheme for Single-Slope Column Analog-to-Digital Converter Complementary Metal-Oxide-Semiconductor Image Sensor
- A Low Power and Small Area Analog Adaptive Line Equalizer for 100 Mb/s Data Rate on UTP Cable(Electronic Circuits)
- Sub-μW Switched-Capacitor Circuits Using a Class-C Inverter(Analog Signal Processing)
- Mismatch-Insensitive High Precision Switched-Capacitor Multiply-by-Four Amplifier
- A Complementary Metal–Oxide–Semiconductor Image Sensor with Analog Gamma Correction Using a Nonlinear Single-Slope Analog-to-Digital Converter
- Ramp Slope Built-in-Self-Calibration Scheme for Single-Slope Column Analog-to-Digital Converter Complementary Metal–Oxide–Semiconductor Image Sensor
- A Time-Interleaved Switched-Capacitor Band-Pass Delta-Sigma Modulator with Recursive Loop(Electronic Circuits)