Sub-μW Switched-Capacitor Circuits Using a Class-C Inverter(Analog Signal Processing)
スポンサーリンク
概要
- 論文の詳細を見る
In a switched-capacitor (SC) circuit, the major block is an operational transconductance amplifier (OTA) designed in order to form a feedback loop. However, the OTA is the block that consumes most of the power in SC circuits. This paper proposes the use of a class-C inverter instead of the OTA in SC circuits and a corresponding switches configuration for extremely low power applications. A detailed analysis and design trade-offs are also provided. Simulation and experimental results show that sufficient performance can be obtained even though a class-C inverter is used. The second-order biquad filter and the second-order SC sigma-delta (ΣΔ) modulator based on a class-C inverter are designed. These circuits have been fabricated with a 0.35-μm CMOS process. The measurement results of the fabricated SC biquad filter show a 59-dB signal-to-noise-plus-distortion ratio (SNDR) for a 0.2-V_<p-p> input signal and 0.9-V dynamic ranges. The power consumption of the biquad filter is only 0.4μW with a 1-V power supply. The measurement results of the fabricated ΣΔ modulator show a 61-dB peak SNR for a 1.6-kHz bandwidth with a sample rate of 200 kHz. The modulator consumes 0.8μW with a 1-V power supply.
- 社団法人電子情報通信学会の論文
- 2005-05-01
著者
-
Han Gunhee
Yonsei Univ. Seoul Kor
-
Han Gunhee
Department Of Electrical And Electronic Engineering Yonsei University
-
KWON Minho
Department of Electrical and Electronic Engineering, Yonsei University
-
CHAE Youngcheol
Department of Electrical and Electronic Engineering, Yonsei University
-
Kwon Minho
Department Of Electrical And Electronic Engineering Yonsei University
-
Chae Youngcheol
Department Of Electrical And Electronic Engineering Yonsei University
-
HAN Gunhee
Department of Electrical & Electronic Engineering, Yonsei University
関連論文
- A Compact Implementation Scheme of 1-Dimensional PSDs with Double-Resolution Interpolation(Integrated Electronics)
- An Offset Cancelled Winner-Take-All Circuit
- 1λ-Deviation Compensation Scheme for Ultrasonic Positioning System(Papers Selected from 2005 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC 2005))
- A Low-Power Implementation Scheme of Interpolation FIR Filters Using Distributed Arithmetic(Integrated Electronics)
- An Acceleration Processor for Data Intensive Scientific Computing(Scientific and Engineering Computing with Applications)(Hardware/Software Support for High Performance Scientific and Engineering Computing)
- Ramp Slope Built-in-Self-Calibration Scheme for Single-Slope Column Analog-to-Digital Converter Complementary Metal-Oxide-Semiconductor Image Sensor
- A Low Power and Small Area Analog Adaptive Line Equalizer for 100 Mb/s Data Rate on UTP Cable(Electronic Circuits)
- Sub-μW Switched-Capacitor Circuits Using a Class-C Inverter(Analog Signal Processing)
- Mismatch-Insensitive High Precision Switched-Capacitor Multiply-by-Four Amplifier
- A Complementary Metal–Oxide–Semiconductor Image Sensor with Analog Gamma Correction Using a Nonlinear Single-Slope Analog-to-Digital Converter
- Ramp Slope Built-in-Self-Calibration Scheme for Single-Slope Column Analog-to-Digital Converter Complementary Metal–Oxide–Semiconductor Image Sensor
- A Time-Interleaved Switched-Capacitor Band-Pass Delta-Sigma Modulator with Recursive Loop(Electronic Circuits)