RONoC: A Reconfigurable Architecture for Application-Specific Optical Network-on-Chip
スポンサーリンク
概要
- 論文の詳細を見る
Optical Network-on-Chip (ONoC) is a promising emerging technology, which can solve the bottlenecks faced by electrical on-chip interconnection. However, the existing proposals of ONoC are mostly built on fixed topologies, which are not flexible enough to support various applications. To make full use of the limited resource and provide a more efficient approach for resource allocation, RONoC (Reconfigurable Optical Network-on-Chip) is proposed in this letter. The topology can be reconfigured to meet the requirement of different applications. An 8×8 nonblocking router is also designed, together with the communication mechanism. The simulation results show that the saturation load of RONoC is 2 times better than mesh, and the energy consumption is 25% lower than mesh.
著者
-
Chen Zheng
State Key Laboratory Of Genetic Engineering Institute Of Genetics School Of Life Science Fudan Unive
-
Gu Huaxi
State Key Lab Of Isn Xidian University
-
DING Hui
State Key Laboratory of Integrated Service Networks, Xidian University
-
YANG Yintang
School of Microelectronic, Xidian University
-
GU Huaxi
State Key Laboratory of Integrated Service Networks, Xidian University
関連論文
- Identification of a novel liver-specific expressed gene, TCP10L, encoding a human leucine zipper protein with transcription inhibition activity
- Routing in Hexagonal Networks under a Corner-Based Addressing Scheme(Networks)
- Cluster mesh: a topology for three-dimensional network-on-chip
- A fast-locking low-jitter pulsewidth control loop for high-speed pipelined ADC
- A multi-wavelength communication strategy for 2D-mesh Network-on-Chip
- Thermal and competition aware mapping for 3D network-on-chip
- A CMOS OTA with Extremely Large DC Open-loop Voltage Gain
- Reduction of Signal Reflection in High-Frequency Three-Dimensional (3D) Integration Circuits
- Energy- and Traffic-Balance-Aware Mapping Algorithm for Network-on-Chip
- RONoC: A Reconfigurable Architecture for Application-Specific Optical Network-on-Chip
- A Bufferless Optical Network-on-Chip Router
- Thermo-mechanical performance of Cu and SiO2 filled coaxial through-silicon-via (TSV)
- Analytical models for the thermal strain and stress induced by annular through-silicon-via (TSV)
- A Highly Efficient Interface Circuit for Ultra-Low-Voltage Energy Harvesting
- Energy- and Traffic-Balance-Aware Mapping Algorithm for Network-on-Chip