SCR stacking structure with high holding voltage for high voltage power clamp
スポンサーリンク
概要
- 論文の詳細を見る
The latch-up immunity of high voltage power clamps used in high voltage ESD protection devices is rapidly becoming very important in high-voltage applications. The conventional high-voltage ESD devices are unsuitable for new high-voltage applications due to their low holding voltage, low ESD robustness, and their large size. In this study, a stacking structure with a high holding voltage and a high failure current is proposed and successfully verified using a 0.35um BCD (Bipolar-CMOS-DMOS) process in order to achieve the desired holding voltage and an acceptable failure current. The experiment results show that the holding voltage of the stacking structure can exceed the operational voltage found in high-voltage applications. In addition, the stacking structure can provide a high ESD robustness.
著者
-
Koo Yong-Seo
Department of Electronic Engineering Seokyeong University
-
Jung Jin-woo
Department Of Eecs Kaist
-
Jung Jin-Woo
Department of Electronics and Electrical Engineering Dankook University
-
Won Jong-il
Department of Electronic Engineering Seokyeong University
-
Koo Yong-Seo
Department of Electronics and Electrical Engineering Dankook University
関連論文
- The design of high holding voltage SCR for whole-chip ESD protection
- Analysis of the electrical characteristics of SCR-based ESD Protection Device (PTSCR) in 0.13/0.18/0.35um process technology
- Characterizations of Ferroelectric Transistors with BaMgF_4 Dielectric
- Characterizations of Ferroelectric Transistors with BaMgF_4 Dielectric
- Person Recognition Method Using Sequential Walking Footprints via Overlapped Foot Shape and Center-of-Pressure Trajectory(Papers Selected from 2003 International Technical Conference on Circuits/Systems, Computers and Communications(ITC-C
- SCR stacking structure with high holding voltage for high voltage power clamp