A High-throughput Router Architecture with On-the-fly Virtual Channel Allocation for On-chip Networks
スポンサーリンク
概要
- 論文の詳細を見る
Designing high throughput and low latency on-chip networks with reasonable area overhead is becoming a major technical challenge. This paper proposes an architecture of router with on-the-fly virtual channel (VC) allocation for high performance on-chip networks. By performing the VC allocation based on the result of switch allocation, the dependency between the VC allocation and switch traversal is removed and these stages can be concurrently performed in a non-speculative fashion. In this manner, the pipeline of a packet transfer can be shortened without the penalty of area. The proposed architecture has been implemented on FPGA and evaluated in terms of network latency, throughput and area overhead. The experimental results show that, the proposed router with on-the-fly VC allocation can reduce the network latency by 40.9%, and improve throughput by 47.6% as compared to the conventional VC router. In comparison with the look-ahead speculative router, it improves the throughput by 8.8% with 16.7% reduction of area for control logic.
著者
-
Oyanagi Shigeru
Department Of Computer Science College Of Information Science And Engineering Ritsumeikan University
-
Nguyen Son
Department of Computer Science, Ritsumeikan University
関連論文
- Pipelining a Multi-Mode SHA-384/512 Core with High Area Performance Rate
- A High-throughput Router Architecture with On-the-fly Virtual Channel Allocation for On-chip Networks
- Pipeline MD5 implementations on FPGA with data forwarding (リコンフィギャラブルシステム)
- Speculative Selection in Adaptive Routing on Interconnection Networks (Interconnection Networks)
- C-21 Speculative Routing in Multicomputer Direct Networks
- Speculative Selection Routing in 2D Torus Network(Networking and System Architectures)(Hardware/Software Support for High Performance Scientific and Engineering Computing)
- Suboptimal Decoding of Vector Quantization over a Frequency-Selective Rayleigh Fading CDMA Channel(Wireless Communication Technologies)
- Early pyloric stenosis : a case control study