Pipelining a Multi-Mode SHA-384/512 Core with High Area Performance Rate

スポンサーリンク

概要

• 論文の詳細を見る

• The security hash algorithm 512 (SHA-512), which is used to verify the integrity of a message, involves computational iterations on data. The huge computation delay generated in such iterations limits the entire throughput of the system and makes it difficult to pipeline the computation. We describe a way to pipeline the computation using fine-grained pipelining with balanced critical paths. In this method, one critical path is broken into two stages by using data forwarding. The other critical path is broken into three stages by using computation postponement. The resulting critical paths all have two adder-layers with some data movements, and thus are balanced. In addition, the method also allows register reduction. Also, the similarity in SHA-384 and SHA-512 are used for a multi-mode design, which can generate a message digest for both versions with the same throughput, but with only a small increase in hardware size. Experimental results show that our implementation achieved not only the best area performance rate (throughput divided by area), but also a higher throughput than almost all related work.

• （社）電子情報通信学会の論文
• 2009-10-01

著者

• Oyanagi Shigeru

  Department Of Computer Science Ritsumeikan University

• Hoang Anh-tuan

  Department Of Vlsi System Design College Of Science And Engineering Ritsumeikan University

• YAMAZAKI Katsuhiro

  Department of VLSI System Design, College of Science and Engineering, Ritsumeikan University

• Oyanagi Shigeru

  Department Of Computer Science College Of Information Science And Engineering Ritsumeikan University

• Yamazaki Katsuhiro

  Department Of Vlsi System Design College Of Science And Engineering Ritsumeikan University

• Yamazaki Katsuhiro

  Department Of Computer Science Faculty Of Science And Engineering Ritsumeikan University

関連論文

• Pipelining a Multi-Mode SHA-384/512 Core with High Area Performance Rate
• A High-throughput Router Architecture with On-the-fly Virtual Channel Allocation for On-chip Networks
• Pipeline MD5 implementations on FPGA with data forwarding (リコンフィギャラブルシステム)
• Speculative Selection in Adaptive Routing on Interconnection Networks (Interconnection Networks)
• C-21 Speculative Routing in Multicomputer Direct Networks
• Speculative Selection Routing in 2D Torus Network(Networking and System Architectures)(Hardware/Software Support for High Performance Scientific and Engineering Computing)
• 143. GABOB Action on Salt Discharge of Nerve Cells as well as on the Conditioned Reflex of Man.

スポンサーリンク