Fast-lock all-digital DLL and digitally-controlled phase shifter for DDR controller applications
スポンサーリンク
概要
- 論文の詳細を見る
A fast-lock and portable all-digital delay-locked loop (ADDLL) with 90° phase shift and tunable digitally-controlled phase shifter (DCPS) for DDR controller applications are presented. The ADDLL can achieve small phase-shift error in 1.3° at 400MHz and locking time of less than 13 clock cycles, making it very suitable for low-power DDR controller with power-down mode. The proposed DCPS provides the suitable phase shift of control signals for DDR interface where precise control is the key to reliable high-performance operation. Besides, the cell-based implementation makes it easy to target a variety of technologies as a soft silicon intellectual property (IP).
著者
-
Sheng Duo
Department of Electronics Engineering & Institute of Electronics, National Chiao-Tung University
-
Chung Ching-Che
Department of Computer Science & Information Engineering, National Chung-Cheng University
-
Lee Chen-Yi
Department of Electronics Engineering & Institute of Electronics, National Chiao-Tung University
関連論文
- Fast-lock all-digital DLL and digitally-controlled phase shifter for DDR controller applications
- A Novel Digitally-Controlled Varactor for Portable Delay Cell Design(Physical Design)(VLSI Design and CAD Algorithms)
- Improving RF CMOS Active Inductor by Simple Loss Compensation Network(Communication Devices/Circuits)
- A Novel RF CMOS Active Inductor(Communication Devices/Circuits)
- Loss Compensation in RF CMOS Active Inductor Using a Capacitor(Microwaves, Millimeter-Waves)
- MLP/BP-Based Soft Decision Feedback Equalization with Bit-Interleaved TCM for Wireless Applications(Neural Networks and Bioengineering)
- A counter-based all-digital spread-spectrum clock generator with high EMI reduction in 65nm CMOS
- A high-performance wear-leveling algorithm for flash memory system