A high-performance wear-leveling algorithm for flash memory system

スポンサーリンク

概要

• 論文の詳細を見る

• In this paper, a low-complexity high-performance wear-leveling algorithm which named sequential garbage collection (SGC) for flash memory system design is presented. The proposed SGC outperforms existing designs in terms of wear evenness and low design complexity. The lifetime of the flash memory can be greatly lengthened by the proposed SGC. The proposed SGC doesn't require any tuning threshold parameter, and thus it can be applied to various systems without prior knowledge of the system environment for threshold tuning. Simulation results show that the maximum block erase count and standard deviation of the block erase count compared to the greedy algorithm are decreased by up to 75% and 94%, respectively.

• The Institute of Electronics, Information and Communication Engineersの論文

著者

• Chung Ching-Che

  Department of Computer Science & Information Engineering, National Chung-Cheng University

• Hsueh Ning-Mi

  Department of Computer Science & Information Engineering, National Chung-Cheng University

• Sheng Duo

  Department of Electrical Engineering, Fu Jen Catholic University

関連論文

• Fast-lock all-digital DLL and digitally-controlled phase shifter for DDR controller applications
• A Novel Digitally-Controlled Varactor for Portable Delay Cell Design(Physical Design)(VLSI Design and CAD Algorithms)
• A counter-based all-digital spread-spectrum clock generator with high EMI reduction in 65nm CMOS
• A high-performance wear-leveling algorithm for flash memory system

スポンサーリンク