An ILP approach to surge current minimization in high-level synthesis

スポンサーリンク

概要

• 論文の詳細を見る

• Power gating is recognized as a useful technique to reduce the leakage power of an idle functional unit. However, when the function unit is turned on, a sudden discharge, called surge current, is induced. If too many functional units are turned on simultaneously, the instantaneous accumulated surge current may lead to the malfunction of the circuit. In this paper, we point out the high-level synthesis (including operation scheduling and functional unit binding) has a great impact on the maximum surge current. Then, based on that observation, we propose an integer linear program (ILP) to formally draw up the surge current minimization problem in the high-level synthesis stage. Compared with the existing design flow, benchmark data show that our approach can significantly reduce the maximum surge current without any design overhead.

• The Institute of Electronics, Information and Communication Engineersの論文

著者

• HUANG Shih-Hsu

  Department of Electronic Engineering, Chung Yuan Christian University

• Huang Shih-hsu

  Department Of Electronic Engineering Chung Yuan Christian University

• Cheng Chun-hua

  Department Of Electronic Engineering Chung Yuan Christian University

• Yeh Jheng-Fu

  Department of Electronic Engineering, Chung Yuan Christian University

関連論文

• Opposite-Phase Clock Tree for Peak Current Reduction(Circuit Synthesis,VLSI Design and CAD Algorithms)
• A High Speed Fuzzy Inference Processor with Dynamic Analysis and Scheduling Capabilities(Computer Components)
• An ILP Approach to the Simultaneous Application of Operation Scheduling and Power Management
• An ILP Approach to the Slack Driven Scheduling Problem(VLSI Design Technology and CAD)
• A Timing Driven Crosstalk Optimizer for Gridded Channel Routing(Computer Components)
• An ILP approach to surge current minimization in high-level synthesis
• Temperature-Aware Layer Assignment for Three-Dimensional Integrated Circuits

スポンサーリンク