0.45-V Input Higher Than 90% Efficiency Buck Converter with On-Chip Gate Boost

スポンサーリンク

概要

論文の詳細を見る
A low input voltage buck converter with on-chip gate boost and digital PWM controller is proposed and fabricated in 40-nm CMOS process. The on-chip gate boost and clock gating technique are employed to achieve >90% efficiency for heavy load and light load, respectively.
一般社団法人電子情報通信学会の論文
2012-07-26

著者

関連論文

Simple Waveform Model of Inductive Interconnects by Delayed Quadratic Transfer Function with Application to Scaling Trend of Inductive Effects in VLSI's(Interconnect,VLSI Design and CAD Algorithms)
C-12-58 0.18-V Input Charge Pump with Forward Body Biasing
Misleading energy and performance claims in sub/near threshold digital systems (集積回路)
A 1-V input, 0.2-V to 0.47-V output switched-capacitor DC-DC converter with pulse density and width modulation (PDWM) for 57% ripple reduction (集積回路)
An On-Chip Noise Canceller with High Voltage Supply Lines for Nanosecond-Range Power Supply Noise
0.18-V Input Charge Pump with Forward Body Bias to Startup Boost Converter for Energy Harvesting Applications
0.5-V Input Digital Low-Dropout Regulator (LDO) with 98.7% Current Efficiency in 65nm CMOS
A Variable Output Voltage Switched-Capacitor DC-DC Converter with Pulse Density and Width Modulation (PDWM) for 57% Ripple Reduction at Low Output Voltage
0.45-V Input Higher Than 90% Efficiency Buck Converter with On-Chip Gate Boost (シリコン材料・デバイス)
0.45-V Input Higher Than 90% Efficiency Buck Converter with On-Chip Gate Boost (集積回路)
0.45-V Input Higher Than 90% Efficiency Buck Converter with On-Chip Gate Boost
0.45-V Input Higher Than 90% Efficiency Buck Converter with On-Chip Gate Boost
0.45-V Input Higher Than 90% Efficiency Buck Converter with On-Chip Gate Boost
0.45-V Input Higher Than 90% Efficiency Buck Converter with On-Chip Gate Boost

もっと見る

スポンサーリンク