FPGA implementation of gain calculation using a polynomial expression for audio signal level dynamic compression
スポンサーリンク
概要
- 論文の詳細を見る
In this paper, we propose an FPGA design of an audio signal level compressor on the basis of an approximation algorithm using a polynomial. To implement a compression characteristic in a digital audio system, the gain calculation with fractional numbers is performed using a polynomial expression to approximate the power operation; then the compressor can be designed with a number of additions, multiplications and a division. The arithmetic circuits were implemented in FPGA technology, and the 16-bit compressor used 541 logic elements and 352 flip-flops of the hardware resource of EP20K200EFC484-2X from Altera. The proposed compressor can be applied as a functional unit in an on-chip audio system. The performance of the proposed compressor is evaluated by analysis and simulation.
著者
-
Wei Shugang
Department of Production Science and Technology, Gunma University
-
Xu Wenhai
Department of Production Science and Technology, Gunma University
-
Xu Wenhai
Department Of Production Science And Technology Gunma University:dalian Maritime University
-
Wei Shugang
Department Of Production Science And Technology Gunma University
-
Wei Shugang
Department Of Computer Science Gunma University
関連論文
- FPGA implementation of gain calculation using a polynomial expression for audio signal level dynamic compression
- A VLSI implementation method of a compressor for audio systems
- Performance Evaluation of Signed-Digit Architecture for Weighted-to-Residue and Residue-to-Weighted Number Converters with Moduli Set (2^n-1,2^n,2^n+1)(Computer Architecture)
- New Booth Modulo m Multipliers with Signed-Digit Number Arithmetic(Computer Architecture)
- New Booth Modulo m Multipliers with Signed-Digit Number Arithmetic
- Performance Evaluation of Signed-Digit Architecture for Weighted-to-Residue and Residue-to-Weighted Number Converters with Moduli Set (2n-1, 2n, 2n+1)
- Performance Evaluation of Signed-Digit Architecture for Weighted-to-Residue and Residue-to-Weighted Number Converters with Moduli Set (2n-1, 2n, 2n+1)
- New Booth Modulo m Multipliers with Signed-Digit Number Arithmetic