New Booth Modulo m Multipliers with Signed-Digit Number Arithmetic

スポンサーリンク

概要

• 論文の詳細を見る

• New modulo m multipliers with a radix-two signed-digit (SD) number arithmetic is presented by using a modified Booth recoding method. To implement a modulo m multiplication, we usually generate modulo m partial products, then perform modulo m sum of them. In this paper, a new Booth recoding method is proposed to convert a radix-two SD number into a recoded SD (RSD) number in parallel. In the RSD number representation, there are no (1, 1)and (-1, -1) at any two-digit position. Thus, by using the RSD converted, the modulo m partial products can be cut from n into n/2 for an n × n modulo m multiplication. Parallel and serial modulo m multipliers have been designed by using the SD number arithmetic and the proposed Booth recoding. Compared to the former work, the area for VLSI implementation of the parallel modulo m multiplier is reduced to 80% from the original design, and the speed performance of the serial multiplier is improved up to twice by using the Booth recoding. The implementation method of the proposed Booth modulo m multipliers has been verified by a gate level simulation.

• 一般社団法人 情報処理学会の論文

著者

• Wei Shugang

  Department Of Computer Science Gunma University

• Chen Shuangching

  Department Of Computer Science Gunma University

関連論文

• FPGA implementation of gain calculation using a polynomial expression for audio signal level dynamic compression
• A VLSI implementation method of a compressor for audio systems
• Performance Evaluation of Signed-Digit Architecture for Weighted-to-Residue and Residue-to-Weighted Number Converters with Moduli Set (2^n-1,2^n,2^n+1)(Computer Architecture)
• New Booth Modulo m Multipliers with Signed-Digit Number Arithmetic(Computer Architecture)
• New Booth Modulo m Multipliers with Signed-Digit Number Arithmetic
• Performance Evaluation of Signed-Digit Architecture for Weighted-to-Residue and Residue-to-Weighted Number Converters with Moduli Set (2n-1, 2n, 2n+1)
• Performance Evaluation of Signed-Digit Architecture for Weighted-to-Residue and Residue-to-Weighted Number Converters with Moduli Set (2n-1, 2n, 2n+1)
• New Booth Modulo m Multipliers with Signed-Digit Number Arithmetic

スポンサーリンク