Analysis of the Clock Jitter Effects in a Time Invariant Model of Continuous Time Delta Sigma Modulators(<Special Section> Analog Circuit Techniques and Related Topics)

スポンサーリンク

概要

• 論文の詳細を見る

• In this paper by using an exactly analytic approach the clock jitter in the feedback path of the continuous time Delta Sigma modulators (CT DSM) is modeled as an additive jitter noise, providing a time invariant model for a jittery CT DSM. Then for various DAC waveforms the power spectral density (psd) of the clock jitter at the output of DAC is derived and by using an approximation the in-band power of the clock jitter at the output of the modulator is extracted. The simplicity and generality of the proposed approach are the main advantages of this paper. The MATALB and HSPICE simulation results confirm the validity of the proposed formulas.

• 社団法人電子情報通信学会の論文
• 2006-02-01

著者

• Doost Roghayeh

  Electrical Faculty, Amirkabir University of Technology

• Shamsi Hossein

  Ic Design Lab. Electrical And Computer Engineering Department University Of Tehran

• Shamsi Hossein

  Ic Design Center University Of Tehran

• Doost Roghayeh

  Electrical Engineering Department University Of Amirkabir

• Shoaei Omid

  Ic Design Lab. Electrical And Computer Engineering Department University Of Tehran

• Shoaei Omid

  Ic Design Center University Of Tehran

• Shamsi Hossein

  K.n. Toosi Univ. Technol. Tehran Irn

関連論文

• A new perceptually weighted distance measure for vector quantization of the STFT amplitudes in the speech application
• Analysis of the Clock Jitter Effects in a Time Invariant Model of Continuous Time Delta Sigma Modulators( Analog Circuit Techniques and Related Topics)
• A New Method for Elimination of the Clock Jitter Effects in Continuous Time Delta-Sigma Modulators(Nonlinear Theory and its Applications)
• A New Method for Low SNR Estimation of Noisy Speech Signals Using Fourth-Order Moments
• A Simplified Illustration of Arbitrary DAC Waveform Effects in Continuous Time Delta-Sigma Modulators(VLSI Design and CAD Algorithms)
• Low-Voltage Sigma-Delta Modulator Topologies for Broadband Communications Applications(Analog Circuit and Device Technologies)
• A Reduced-Sample-Rate Sigma-Delta-Pipeline ADC Architecture for High-Speed High-Resolution Applications(Analog Circuit and Device Technologies)
• A New Infrastructure for Digital Pre-Filtering in Multi-bit Continuous Time Delta Sigma Modulators(Electronic Circuits)

スポンサーリンク