A New Method for Elimination of the Clock Jitter Effects in Continuous Time Delta-Sigma Modulators(<Special Section>Nonlinear Theory and its Applications)
スポンサーリンク
概要
- 論文の詳細を見る
In this paper the spectral density of the additive jitter noise in continuous time (CT) Delta-Sigma modulators (DSM) is derived analytically. Making use of the analytic results, extracted in this paper, a novel method for elimination of the damaging effects of the clock jitter in continuous time Delta-Sigma modulators is proposed. In this method instead of the conventional waveforms used in the feedback path of CT DSM's such as the non return to-zero, the return to-zero, and the half delay return to-zero, an impulse waveform is employed.
- 社団法人電子情報通信学会の論文
- 2005-10-01
著者
-
Doost Roghayeh
Electrical Faculty, Amirkabir University of Technology
-
Shamsi Hossein
Ic Design Lab. Electrical And Computer Engineering Department University Of Tehran
-
Shamsi Hossein
Ic Design Center University Of Tehran
-
Doost Roghayeh
Electrical Engineering Department University Of Amirkabir
-
Shoaei Omid
Ic Design Lab. Electrical And Computer Engineering Department University Of Tehran
-
Shoaei Omid
Ic Design Center University Of Tehran
-
Shamsi Hossein
K.n. Toosi Univ. Technol. Tehran Irn
関連論文
- A new perceptually weighted distance measure for vector quantization of the STFT amplitudes in the speech application
- Analysis of the Clock Jitter Effects in a Time Invariant Model of Continuous Time Delta Sigma Modulators( Analog Circuit Techniques and Related Topics)
- A New Method for Elimination of the Clock Jitter Effects in Continuous Time Delta-Sigma Modulators(Nonlinear Theory and its Applications)
- A New Method for Low SNR Estimation of Noisy Speech Signals Using Fourth-Order Moments
- A Simplified Illustration of Arbitrary DAC Waveform Effects in Continuous Time Delta-Sigma Modulators(VLSI Design and CAD Algorithms)
- Low-Voltage Sigma-Delta Modulator Topologies for Broadband Communications Applications(Analog Circuit and Device Technologies)
- A Reduced-Sample-Rate Sigma-Delta-Pipeline ADC Architecture for High-Speed High-Resolution Applications(Analog Circuit and Device Technologies)
- A New Infrastructure for Digital Pre-Filtering in Multi-bit Continuous Time Delta Sigma Modulators(Electronic Circuits)