Congestion Control Scheme in Multimedia Networks
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents a new type self-routing switch for asynchronous mode (ATM) switching systems. A routing algorithm is embedded in switches for a congestion control method called Ants Routing. The routing algorithm uses information that is monitored and revised according to the congestion status at any time. The switches share information about traffic levels of an interconnection network. A high throughput and a low cell loss probability can be achieved by rerouting cells in the presence of bursty traffic at the switch's output port. As a result, it is possible to realize intelligent switches that can avoid congestion in the interconnection network and reduce cell loss, especially when Traffic is bursty.
- 社団法人電子情報通信学会の論文
- 1994-09-26
著者
-
KOBAYASHI Hiroaki
Graduate School of Frontier Sciences, The University of Tokyo, Kashiwa 277-8561, Japan
-
NAKAMURA Tomonori
Tohoku University
-
Nakamura Tairiku
Research Institute Of Electrical Communication Tohoku University
-
Nakamura T
Department Of Bioengineering And Robotics Tohoku University
-
Nakamura Tadao
Graduate School Of Information Sciences Tohoku University
-
Rashid Emad
Graduate School of Information Sciences, TOHOKU UNIVERSITY
-
Rashid Emad
Graduate School Of Information Sciences Tohoku University
-
Nakamura Tadao
Graduate School Of Information Science Tohoku University
-
Kobayashi Hiroaki
Graduate School Of Information Sciences Tohoku University
-
Kobayashi Hiroaki
Graduate School Of Bioagricultural Sciences Nagoya University
関連論文
- Development of Three-Dimensional Integration Technology for Highly Parallel Image-Processing Chip
- A New Wafer Scale Chip-on-Chip (W-COC) Packaging Technology Using Adhesive Injection Method
- Characteristics of an On-Chip Cache on NEC SX Vector Architecture
- Evaluation of Edge Electron Temperature Fluctuations Using a Conditional Technique on TST-2
- An Analytic Steady-State Current-Voltage Characteristics of Short Channel Fully-Depleted Surrounding Gate Transistor (FD-SGT) (Special Issue on New Concept Device and Novel Architecture LSIs)
- An Accurate Model of Fully-Depleted Surrounding Gate Transistor (FD-SGT) (Special Issue on New Concept Device and Novel Architecture LSIs)
- Preparation and Evaluation of Aligned Naphthacene Thin Films Using Surface Plasmon Excitation(Evaluation of Organic Materials,Towards the Realization of Organic Molecular Electronics)
- Biologically Inspired Vision Chip with Three Dimensional Structure(Special Issue on Integrated Systems with New Concepts)
- Power Estimation of Partitioned Register Files in a Clustered Architecture with Performance Evaluation
- A Pre-attributed Resampling Algorithm for Controlled-Precision Volume Ray-Casting
- Merging Startup Experiments on the UTST Spherical Tokamak
- The Object-Space Parallel Processing of the Multipass Rendering Method on the (Μπ)^2 with a Distributed-Frame Buffer System
- (Mπ)^2: A Hierarchical Parallel Processing System for the Multipass Rendering Method (Special Issue on Architectures Algorithms and Networks for Massively parallel Computing)
- Development of a Thomson Scattering System in the TST-2 Spherical Tokamak
- Differential Positioning of C_4 Mesophyll and Bundle Sheath Chloroplasts : Recovery of Chloroplast Positioning Requires the Actomyosin System
- Congestion Control Scheme in Multimedia Networks
- Increasing Network Throughput in Token Ring by IP Scheme
- Phase Alignments between MHD Modes Followed by Minor Collapses on TST-2
- Design and Evaluation of the MULHI Cache