Fabrication of Dual Gate Transistor with Novel In-Situ Boron-Doped LPCVD Method
スポンサーリンク
概要
- 論文の詳細を見る
A Dual gate structure with novel in-situ boron-doped LPCVD silicon film for pMOSFETs has been developed for deep submicron devices. Simple method to make P^+ gate is to implant boron difuroride species or co-implant boron-fluorine. However, the fluorine contained in gate electrode enhances boron penetration through the gate oxide in to the Si substrate. This boron penetration results in performance degradation of P^+ gate pMOSFETs. In this paper, new approach has been studied to significantly reduce the boron penetration for in-situ boron doped Si gate, while maintaining the boron concentration as high as 〜10^<21> atoms/cm^2. Capacitor with P^+ electrodes and P^+ poly Si 0.3μm PMOS devices with 60Å oxide thickness were fabricated to study the performance and reliability as the submicron dual gate transistor.
- 社団法人電子情報通信学会の論文
- 1995-07-27
著者
-
Kim Byung
Semiconductor R & D Center Samsung Electronics Co. Ltd
-
Kim B.h.
Semiconductor R & D Center Samsung Electronics Co. Ltd
-
Moon J.
Semiconductor R&D center, Samsung Electronics Co., LTD.
-
Shim T.E.
Semiconductor R&D center, Samsung Electronics Co., LTD.
-
Shim T
Samsung Electronics Co. Ltd. Kyungki‐do Kor
-
Moon J.
Semiconductor R&d Center Samsung Electronics Co. Ltd
-
Shim T.E.
Semiconductor R&D center, Samsung Electronics Co., LTD.
関連論文
- Effect of SiO_2 Film Deposition on the Ferroelectric Properties of a Pt/Pb(Zr,Ti)O_3/Pt Capacitor
- Effect of ECR CVD SiO_2 Film Deposition of Ferroelectric Properties of Pt/PZT/Pt Capacitor
- Fabrication of Dual Gate Transistor with Novel In-Situ Boron-Doped LPCVD Method
- Vacuum Bonding for the Fabrication of PBSOI
- A Novel T-Shaped Shallow Trench Isolation Technology Using Sidewall Spacer for 512Mbit Flash Memories and Beyond
- Novel Method of Threshold Voltage Control of Metal Gate CMOSFETs Using Channel Epitaxy