A Proposal of New Multiple-Valued Mask-ROM Design

スポンサーリンク

概要

• 論文の詳細を見る

• A new multiple-valued mask-ROM cell and a technique suitable for data detection are proposed. The information is programmed in each of the memory cells as both the threshold voltage and the channel length of the memory cell transistor, and the stored data are detected by selecting the bias condition of both the word-line and the data-line. The datum stored in the channel length is read-out using punch-through effect at the high drain voltage. The feasibility of this mask-ROM's is studied with device simulation and circuit simulation. With this design, it would be possible to get the high-density mask-ROM's, which might be faster in access speed and easier in fabrication process than the conventional ones. Therefore, this design is expected to be one of the most practical multiple-valued mask-ROM's.

• 社団法人電子情報通信学会の論文
• 1994-04-25

著者

• Kubota Y

  Sharp Corporation

• Toyoyama Shinji

  Central Research Laboratories Sharp Corporation

• TSUCHIMOTO Shuhei

  Central Research Laboratories, SHARP Corporation

• Tsuchimoto S

  Central Research Laboratories Sharp Corporation

• Tsuchimoto Shuhei

  Central Research Laboratories Sharp Corporation

• Kubota Yasushi

  Central Research Laboratories, SHARP Corporation

• Kanie Yoji

  Central Research Laboratories, SHARP Corporation

関連論文

• Formation of Sources/Drains Using Self-Activation Technique on Polysilicon Thin Film Transistors
• Fabrication of Self-Aligned Aluminum Gate Polysilicon Thin-Film Transistors Using Low-Temperature Crystallization Process
• Galvanomagnetic Effect of an Y-Ba-Cu-O Ceramic Superconductor and Its Application to Magnetic Sensors : Electrical Properties of Condensed Matter
• 4-2 Compressor with Complementary Pass-Transistor Logic
• A Proposal of New Multiple-Valued Mask-ROM Design
• Parasitic Capacitance Modeling for Non-Planar Interconnects in Liquid Crystal Displays(Parasitics and Noise)(VLSI Design and CAD Algorithms)

スポンサーリンク