Architecture of a Parallel Multiple-Valued Arithmetic VLSI Processor Using Adder-Based Processing Elements (Special Issue on Multiple-Valued Integrated Circuits)

スポンサーリンク

概要

• 論文の詳細を見る

• An adder-based arithmetic VLSI processor using the SD number system is proposed for the applications of real-time computation such as intelligent robot system. Especially in the intelligent robot control system, not only high throughput but also small latency is a very important subject to make quick response for the sensor feedback situation, because the next input sample is obtained only after the robot actually moves. It is essential in the VLSI architecture for the intelligent robot system to make the latency as small as possible. The use of parallelism is an effective approach to reduce the latency. To meet the requirement, an architecture of a new multiple-valued arithmetic VLSI processor is developed. In the processor, addition and subtraction are performed by using the single adderbased processing element (PE). More complex basic arithmetic operations such as multiplication and division are performed by the appropriate data communications between the adder-based PEs with preserving their parallelism. In the proposed architecture, fine-grain parallel processing at the adder-based PE level is realized, and all the PEs can be fully utilized for any parallel arithmetic operations according to adder-based data dependency graph. As a result, the processing speed will be greatly increased in comparison with the conventional parallel processors having the different kinds of the arithmetic PEs such as an adder, a multiplier and a divider. To realize the arithmetic VLSI processor using the adder-based PEs, we introduce the signed-digit (SD) number system for the parallel arithmetic operations because the SD arithmetic has the advantage of modularity as well as parallelism. The multiple-valued bidirectional current-mode technology is also used for the implementation of the compact and high-speed adder-based PE, and the reduction of the number of the interconnections. It is demonstrated that these advantages of the multiple-valued technology are fully used for the implementation of the arithmetic VLSI processor. As a result, the latency of the proposed multiple-valued processor is reduced to 25% that of the binary processor integrated in the same chip size.

• 社団法人電子情報通信学会の論文
• 1993-03-25

著者

• Kameyama Michitaka

  Faculty of Engineering, Tohoku University

• Kameyama Michitaka

  Faculty Of Engineering Tohoku University

• Shimabukuro Katsuhiko

  Faculty of Engineering, Tohoku University

• Shimabukuro Katsuhiko

  Faculty Of Engineering Tohoku University

関連論文

• Multiple-Valued VLSI Image Processor Based on Residue Arithmetic and Its Evaluation (Special Issue on Multiple-Valued Integrated Circuits)
• Design of Robust-Fault-Tolerant Multiple-Valued Arithmetic Circuits and Their Evaluation (Special Issue on Multiple-Valued Integrated Circuits)
• High-Level Synthesis of VLSI Processors for Intelligent Integrated Systems (Special Issue on Super Chip for Intelligent Integrated Systems)
• Architecture of a Parallel Multiple-Valued Arithmetic VLSI Processor Using Adder-Based Processing Elements (Special Issue on Multiple-Valued Integrated Circuits)

スポンサーリンク