Design of Robust-Fault-Tolerant Multiple-Valued Arithmetic Circuits and Their Evaluation (Special Issue on Multiple-Valued Integrated Circuits)

スポンサーリンク

概要

• 論文の詳細を見る

• Robust-fault tolerance is a property that a computational result becomes nearly equal to the correct one at the occurrence of fault in digital system. There are many cases where the safety of digital control systems can be maintained if the property is satisfied. In this paper, robust-fault-tolerant three-valued arithmetic modules such as an adder and a multiplier are proposed. The positive and negative integers are represented by the number of 1's and -1's, respectively. The design concept of the arithmetic modules is that a fault makes linearly additive effect with a small value to the final result. Each arithmetic module consists of identical submodules linearly connected, so that multi-stage structure is formed to generate the final output from the last submodule. Between the input and output digits in the submodule some simple functional relation is satisfied with respect to the number of 1's and -1's. Moreover, the output digit value depends on very small portion of the submodules including the input digits. These properties make the linearly additive effect with a small value to the final result in the arithmetic modules even if multiple faults are occurred at the input and output of any gates in the submodules. Not only direct three-valued representation but also the use of three-valued logic circuits is inherently suitable for efficient implementation of the arithmetic VLSI system. The evaluation of the robust-fault-tolerant three-valued arithmetic modules is done with regard to the chip size and the speed using the standard CMOS design rule. As a result, it is made clear that the chip size can be greatly reduced.

• 社団法人電子情報通信学会の論文
• 1993-03-25

著者

• Higuchi Tatsuo

  Faculty Of Engineering Tohoku Institute Of Technology

• Higuchi Tatsuo

  Faculty Of Engineering Tohoku University

• Kameyama Michitaka

  Faculty of Engineering, Tohoku University

• Kasuga Takeshi

  Fukushima National College of Technology

• Kameyama Michitaka

  Faculty Of Engineering Tohoku University

関連論文

• Score-Level Fusion of Phase-Based and Feature-Based Fingerprint Matching Algorithms
• Rule-Programmable Multiple-Valued Matching VLSI Processor for Real-Time Rule-Based Systems (Special Issue on Multiple-Valued Integrated Circuits)
• Multiple-Valued VLSI Image Processor Based on Residue Arithmetic and Its Evaluation (Special Issue on Multiple-Valued Integrated Circuits)
• A Palmprint Recognition Algorithm Using Phase-Only Correlation
• Design of Robust-Fault-Tolerant Multiple-Valued Arithmetic Circuits and Their Evaluation (Special Issue on Multiple-Valued Integrated Circuits)
• High-Level Synthesis of VLSI Processors for Intelligent Integrated Systems (Special Issue on Super Chip for Intelligent Integrated Systems)
• Architecture of a Parallel Multiple-Valued Arithmetic VLSI Processor Using Adder-Based Processing Elements (Special Issue on Multiple-Valued Integrated Circuits)
• Design of Wave-Parallel Computing Architectures and Its Application to Massively Parallel Image Processing (Special Issue on New Architecture LSIs)

スポンサーリンク