A Practical Functional Test Using Flowchart for Production Testing of Microprocessor Based Sequence Controllers (Special Issue on VLSI Testing and Testable Design)
スポンサーリンク
概要
- 論文の詳細を見る
In this letter, a practical functional test method is proposed for production tests of microprocessor based sequence controllers. In our method, a controller under test is determined as a faulty one if the outputs defined in the process flowchart can not be provided from the circuit.
- 社団法人電子情報通信学会の論文
- 1993-07-25
著者
-
Tamesada Takeomi
Faculty Of Engineering Tokushima University
-
Hashizume Masaki
Faculty Of Engineering Tokushima University
-
Tasaka Eiji
MIURA Co., LTD.
-
Kayahara Toshihiro
MIURA Co., LTD.
-
Yamazoe Tomohisa
Faculty of Engineering, Tokushima University
-
Tasaka Eiji
Miura Co. Ltd.
-
Kayahara Toshihiro
Miura Co. Ltd.
-
Yamazoe Tomohisa
Faculty Of Engineering Tokushima University
関連論文
- Genetic State Reduction Method of Incompletely Specified Machines(Graphs and Networks)
- IDDQ Test Time Reduction by High Speed Charging of Load Capacitors of CMOS Logic Gates(Special Issue on Test and Verification of VLSI)
- Lead Open Detection Based on Supply Current of CMOS LSIs(Papers Selected from 2003 International Technical Conference on Circuits/Systems, Computers and Communications(ITC-CSCC 2003))
- A Practical Functional Test Using Flowchart for Production Testing of Microprocessor Based Sequence Controllers (Special Issue on VLSI Testing and Testable Design)
- CMOS Open Defect Detection by Supply Current Measurement under Time-Variable Electric Field Supply(Special Issue on Test and Verification of VLSI)
- Identification and Frequency Estimation of Feedback Bridging Faults Generating Logical Oscillation in CMOS Circuits(Fault Detection)(Test and Verification of VLSI)
- Test Sequence Generation for Test Time Reduction of IDDQ Testing(Test Generation and Compaction)(Test and Verification of VLSI)
- Test Pattern Generation for CMOS Open Defect Detection by Supply Current Testing under AC Electric Field(Test)(Dependable Computing)
- Sequential Redundancy Removal Using Test Generation and Multiple Strongly Unreachable States(Special Issue on Test and Verification of VLSI)
- Sequential Redundancy Removal Using Test Generation and Multiple Strongly Unreachable States(Special Issue on Test and Verification of VLSI)
- Testable Static CMOS PLA for IDDQ Testing(Special Section on Papers Selected from ITC-CSCC 2000)