Channel Linearity Mismatch Effects in Time-Interleaved ADC Systems(Special Section of Selected Papers from the 14th Workshop on Circuits and Systems in Karuizawa)
スポンサーリンク
概要
- 論文の詳細を見る
A time-interleaved ADC system is an effective way to implement a high-sampling-rate ADC with relatively slow circuits. In the system, several channel ADCs operate at interleaved sampling times as if they were effectively a single ADC operating at a much higher sampling rate. Mismatches among channel ADCs degrade SNR and SFDR of the ADC system as a whole, and the effects of offset, gain and bandwidth mismatches as well as timing skew of the clocks distributed to the channels have been well investigated. This paper investigates the channel linearity mismatch effects in the time-interleaved ADC system, which are very important in practice but had not been investigated previously. We consider two cases: differential nonlinearity mismatch and integral nonlinearity mismatch cases. Our numerical simulation shows distinct features of such mismatch especially in frequency domain. The derived results can be useful for deriving calibration algorithms to compensate for the channel mismatch effects.
- 社団法人電子情報通信学会の論文
- 2002-04-01
著者
-
Kobayashi Kensuke
The Author Is With Lecroy Corp.
-
Kobayashi Haruo
The Author Is With The Department Of Electronic Engineering Gunma University
-
Kurosawa N
The Authors Are With The Department Of Electronic Engineering Faculty Of Engineering Gunma Universit
-
KUROSAWA Naoki
The authors are with the Department of Electronic Engineering, Faculty of Engineering, Gunma Univers
-
Kobayashi Haruo
The Authors Are With The Department Of Electronic Engineering Faculty Of Engineering Gunma Universit
関連論文
- Architecture and Performance Evaluation of a New Functional Memory : Functional Memory for Addition (Special Section on VLSI Design and CAD Algorithms)
- A Real-Time Low-Rate Video Compression Algorithm Using Multi-Stage Hierarchical Vector Quantization (Special Section on VLSI for Digital Signal Processing)
- An LSI for Low Bit-Rate Image Compression Using Vector Quantization(Special Issue on Multimedia, Network, and DRAM LSIs)
- A Memory-Based Parallel Processor for Vector Quantization:FMPP-VQ (Special Issue on New Concept Device and Novel Architecture LSIs)
- A Bit-Parallel Block-Parallel Functional Memory Type Parallel Processor Architecture (Special Issue on New Architecture LSIs)
- A Quasi-Coherent Sampling Method for Wideband Data Acquisition(Special Section of Selected Papers from the 14th Workshop on Circuits and Systems in Karuizawa)
- A New Coherent Sampling System with a Triggered Time Interpolation(Special Section of Selected Papers from the 13th Workshop on Circuits and Systems in Karuizawa)
- Capacity of Second-Order Bidirectional Associative Memory with Finite Neuron Numbers
- Channel Linearity Mismatch Effects in Time-Interleaved ADC Systems(Special Section of Selected Papers from the 14th Workshop on Circuits and Systems in Karuizawa)