Formal Verification based on recurrence equations and equivalence checking
スポンサーリンク
概要
著者
関連論文
- Performance-Constrained Transistor Sizing for Different Cell Count Minimization
- AI-1-4 超ディペンダブルVLSIへの挑戦(AI-1.デイベンダブルVLSIに向けて,依頼シンポジウム,ソサイエティ企画)
- Synchronization Verification in System-Level Design with ILP Solvers(System Level Design,VLSI Design and CAD Algorithms)
- EFSM-based Weight-oriented Concolic Testing for Embedded Software
- RECURRENCE AFTER ENDOSCOPIC MUCOSAL RESECTION OF ESOPHAGEAL SQUAMOUS CELL CARCINOMA INVADING THE MUSCULARIS MUCOSAE OR UPPER SUBMUCOSA
- Endoscopic Ultrasonography for the Detection of Lymph Node Metastasis in Superficial Esophageal Carcinoma
- Primary low-grade gastric mucosa-associated lymphoid tissue (MALT) lymphoma with polypoid appearance. Polypoid gastric MALT lymphoma : A clinicopathologic study of eight cases
- Development of Three-Dimensional Structure Formation Simulator of Colloidal Nanoparticles during Drying
- Jejunal carcinoid tumor mimicking leiomyosarcoma: preoperative diagnosis by endoscopic biopsy
- Expression of sulfated carbohydrate chain and core peptides of mucin detected by monoclonal antibodies in Barrett's esophagus and esophageal adenocarcinoma
- Formation of Well-Aligned Thin Films of Rod-Like Nanoparticles via Solvent Evaporation : A Simulation Study
- Cell cycle control by daf-21/Hsp90 at the first meiotic prophase/metaphase boundary during oogenesis in Caenorhabditis elegans
- Effects of Particle Size on the Monolayer Structure of Nanoparticles Formed via a Wet-Coating Process
- Reducing scheduling overheads in dynamically reconfigurable processors (VLSI設計技術)
- Reducing scheduling overheads in dynamically reconfigurable processors (コンピュータシステム)
- Reducing scheduling overheads in dynamically reconfigurable processors (リコンフィギャラブルシステム)
- Effect of strength of the flyer plate material on the collision parameters in explosive welding
- The AMS Extension to System Level Design Language-SpecC(System Level Design,VLSI Design and CAD Algorithms)
- Synchronization Mechanism for Timed/Untimed Mixed-Signal System Level Design Environment(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
- 639 Investigation on Performance of Extremely High Impulsive Pressure Generator Using Collision of High Velocity Jet
- Effects of Vigabatrin on the GABAergic System as Determined by [^(123)I] Iomazenil SPECT and GABA MRS
- Flash Radiographic Study of Shock Wave Propagation in Laminated Composites
- 3A12 Flow Cytometric Nuclear DNA Content Analysis of Renal Tumors in Children
- Word-Level Equivalence Checking in Bit-Level Accuracy by Synthesizing Designs onto Identical Datapath
- Interconnect-Aware Pipeline Synthesis for Array-Based Architectures
- Can hybrid FDG-PET/CT detect subclinical lymph node metastasis of esophageal cancer appropriately and contribute to radiation treatment planning? A comparison of image-based and pathological findings
- Myogenic lineage differentiated mesenchymal stem cells enhance recovery from dextran sulfate sodium-induced colitis in the rat
- Direct Simulation Model of Concentrated Particulate Flow in Pressure-Driven Dead-End Microfiltration
- Two-Dimensional Simulation of Lift Velocities of Spherical Particles in Crossflow Microfiltration
- Verification of Synchronization in SpecC Description with the Use of Difference Decision Diagrams(Logic and High Synthesis)(VLSI Design and CAD Algorithms)
- An explosive bonding method performed by reflective action of underwater shock wave
- 640 An Effective Application of Reflective Action of Underwater Shock Wave for Explosive Bonding Process
- Multi-Level Bounded Model Checking with Symbolic Counterexamples
- Applications of SPECT imaging of dopaminergic neurotransmission in neuropsychiatric disorders
- Logic Optimization of Asynchronous Speed-Independent Circuits Using Transduction Methods (特集:システムLSIの設計技術と設計自動化)
- Basic Characteristics of the Explosive Welding Technique Using Underwater Shock Wave and Its Possibilities
- Thin Film of Silica Nanoparticles with Highly Ordered Hemispherical Macropores
- Formal Verification based on recurrence equations and equivalence checking
- A Unified Framework for Equivalence Verification of Datapath Oriented Applications
- An Equivalence Checking Method for C Descriptions Based on Symbolic Simulation with Textual Differences(Simulation and Verification, VLSI Design and CAD Algorithms)
- An Automatic Method of Mapping I/O Sequences of Chip Execution onto High-level Design for Post-Silicon Debugging
- Simulation Model of Concentrated Colloidal Rod-Like Nanoparticles
- Computation of Capillary Interactions among Many Particles at Free Surface
- Data Flow Graph Partitioning Algorithms and Their Evaluations for Optimal Spatio-temporal Computation on a Coarse Grain Reconfigurable Architecture
- Performance Estimation with Automatic False-Path Detection for System-Level Designs
- Exact Minimum Factoring of Incompletely Specified Logic Functions via Quantified Boolean Satisfiability
- Custom Instruction Generation for Configurable Processors with Limited Numbers of Operands
- Trends in Formal Verification Techniques for C-based Hardware Designs
- Residents' Evaluation of Local Portal Site's Providers in Terms of Credibility(APCIM2009 Best Papers)