Enhancement of Two-Bit Performance of Dual-Pi-Gate Charge Trapping Layer Flash Memory
スポンサーリンク
概要
- 論文の詳細を見る
- 2012-12-25
著者
-
Hung Min-feng
Department Of Engineering And System Science National Tsing Hua University
-
Chen Jiang-hung
Department Of Engineering And System Science National Tsing Hua University
-
Wu Yung-chun
Department Of Engineering And System Science National Tsing Hua University
-
JHAN Yi-Ray
Department of Engineering and System Science, National Tsing Hua University
-
TSAI Tsung-Ming
Department of Materials and Optoelectronic Science, National Sun Yat-Sen University
関連論文
- High-k materials and poly-Si nanowires in nonvolatile memory for 3D flash memory and display panel applications(Session 8A : Memory 2)
- High-k materials and poly-Si nanowires in nonvolatile memory for 3D flash memory and display panel applications(Session 8A : Memory 2)
- Polycrystalline Silicon Thin-Film Flash Memory with Pi-Gate Structure and HfO2 Charge Trapping Layer
- Optimization of Amorphous Si/Crystalline Si Heterojunction Solar Cells by BF2 Ion Implantation
- Enhancement of Two-Bit Performance of Dual-Pi-Gate Charge Trapping Layer Flash Memory