An Area Efficiency Hybrid Decoupling Scheme for Charge Pump Noise Suppression in Non-volatile Memory

スポンサーリンク

概要

• 論文の詳細を見る

• An area efficiency hybrid decoupling scheme is proposed to suppress the charge pump noise during F-N tunneling program in non-volatile memory (NVM). The proposed scheme is focused on suppressing the average noise power in frequency domain aspect, which is more suitable for the program error reduction in NVMs. The concept of active capacitor is utilized. Feed forward effect of the amplifier is firstly considered in the impedance analysis, and a trade-off relation between in-band and out-band frequency noise decoupling performance is shown. A fast optimization based on average noise power is made to achieve minimum error in the F-N tunneling program. Simulation results show very stable output voltage in different load conditions, the average ripple voltage is 17mV with up to 20dB noise-suppression-ratio (NSR), and the F-N tunneling program error is less than 5mV for a 800µs program pulse. A test chip is also fabricated in 0.18µm technology. The area overhead of the proposed scheme is 2%. The measurement results show 24.4mV average ripple voltage compared to 72.3mV of the conventional one with the same decoupling capacitance size, while the noise power suppression achieves 15.4dB.

• 2011-06-01

著者

• Yoshihara Tsutomu

  Graduate School Of Information Production And System Waseda University

• Okamura Leona

  Graduate School Of Information Production And System Waseda University

• HUANG Mengshu

  Graduate School of Information, Production and System, Waseda University

• Huang Mengshu

  Graduate School Of Information Production And System Waseda University

関連論文

• An Energy Efficiency 4-bit Multiplier with Two-Phase Non-overlap Clock Driven Charge Recovery Logic
• An Area Efficiency Hybrid Decoupling Scheme for Charge Pump Noise Suppression in Non-volatile Memory
• A 6.72-Gb/s 8 pJ/bit/iteration IEEE 802.15.3c LDPC Decoder Chip
• An Efficient Dual Charge Pump Circuit Using Charge Sharing Clock Scheme
• Simulation of Thermal-Neutron-Induced Single-Event Upset Using Particle and Heavy-Ion Transport Code System
• Self-Cascode MOSFET with a Self-Biased Body Effect for Ultra-Low-Power Voltage Reference Generator

スポンサーリンク