An Energy Efficiency 4-bit Multiplier with Two-Phase Non-overlap Clock Driven Charge Recovery Logic

スポンサーリンク

概要

• 論文の詳細を見る

• A novel charge-recovery logic structure called Pulse Boost Logic (PBL) is proposed in this paper. PBL is a high-speed low-energy-dissipation charge-recovery logic with dual-rail evaluation tree structure. It is driven by 2-phase non-overlap clock, and requires no DC power supply. PBL belongs to boost logic family, which includes boost logic, enhanced boost logic and subthreshold boost logic. In this paper, PBL has been compared with other charge-recovery logic technologies. To demonstrate the performance of PBL structure, a 4-bit pipeline multiplier is designed and fabricated with 0.18µm CMOS process technology. The simulation results indicate that the 4-bit multiplier can work at a frequency of 1.8GHz, while the measurement of test chip is at operation frequency of 161MHz, and the power dissipation at 161MHz is 772µW.

• 2011-04-01

著者

• Yoshihara Tsutomu

  Graduate School Of Information Production And System Waseda University

• Yoshihara Tsutomu

  Graduate School Of Information Production And Systems Waseda University

• Okamura Leona

  Graduate School Of Information Production And Systems Waseda University

• Okamura Leona

  Graduate School Of Information Production And System Waseda University

• ZHANG Yimeng

  Graduate School of Information, Production and Systems, Waseda University

• Zhang Yimeng

  Graduate School Of Information Production And System Waseda University

• Zhang Yimeng

  Graduate School Of Information Production And Systems Waseda University

関連論文

• An Energy Efficiency 4-bit Multiplier with Two-Phase Non-overlap Clock Driven Charge Recovery Logic
• An Area Efficiency Hybrid Decoupling Scheme for Charge Pump Noise Suppression in Non-volatile Memory
• A 6.72-Gb/s 8 pJ/bit/iteration IEEE 802.15.3c LDPC Decoder Chip
• An Efficient Dual Charge Pump Circuit Using Charge Sharing Clock Scheme
• Simulation of Thermal-Neutron-Induced Single-Event Upset Using Particle and Heavy-Ion Transport Code System
• Self-Cascode MOSFET with a Self-Biased Body Effect for Ultra-Low-Power Voltage Reference Generator

スポンサーリンク