Reconfigurable Homogenous Multi-Core FFT Processor Architectures for Hybrid SISO/MIMO OFDM Wireless Communications

スポンサーリンク

概要

• 論文の詳細を見る

• Multi-core processors have been attracting a great deal of attention. In the domain of signal processing for communications, the current trends toward rapidly evolving standards and formats, and toward algorithms adaptive to dynamic factors in the environment, require programmable solutions that possess both algorithm flexibility and low implementation complexity. Reconfigurable architectures have demonstrated better tradeoffs between algorithm flexibility, implementation complexity, and energy efficiency. This paper presents a reconfigurable homogeneous memory-based FFT processor (MBFFT) architecture integrated in a single chip to provide hybrid SISO/MIMO OFDM wireless communication systems. For example, a reconfigurable MBFFT processor with eight processing elements (PEs) can be configured for one DVB-T/H with N=8192 and two 802.11n with N=128. The reconfigurable processors can perfectly fit the applications of Software Defined Radio (SDR) which requires more hardware flexibility.

• 2011-07-01

著者

• WEY Chin-Long

  Department of Electrical Engineering at National Central University

• LIN Shin-Yo

  Department of Electrical Engineering at National Central University

• Shieh Ming-der

  Department Of Electrical Engineering National Cheng Kung University

• Tsai Pei-yun

  Department Of Electrical Engineering At National Central University

関連論文

• A Low-Cost Continuous-Flow Parallel Memory-Based FFT Processor for UWB Applications
• Design Methodology for Yield Enhancement of Switched-Capacitor Analog Integrated Circuits
• Blind Channel Estimation for SIMO-OFDM Systems without Cyclic Prefix
• A better method for confirming Helicobacter pylori infection in Mongolian gerbils
• Reducing Interconnect Complexity for Efficient Path Metric Memory Management in Viterbi Decoders
• Design of a High-Throughput CABAC Encoder
• High-Speed Low-Complexity Architecture for Reed-Solomon Decoders
• Design Methodology for Yield Enhancement of Switched-Capacitor Analog Integrated Circuits
• A Low-Cost Continuous-Flow Parallel Memory-Based FFT Processor for UWB Applications
• Reconfigurable Homogenous Multi-Core FFT Processor Architectures for Hybrid SISO/MIMO OFDM Wireless Communications
• Design and Implementation of a Low-Complexity Reed-Solomon Decoder for Optical Communication Systems
• Low-Complexity Memory Access Architectures for Quasi-Cyclic LDPC Decoders

もっと見る 閉じる

スポンサーリンク