Design of a High-Throughput CABAC Encoder
スポンサーリンク
概要
- 論文の詳細を見る
Context-based Adaptive Binary Arithmetic Coding(CABAC) is one of the algorithmic improvements that the H.264/AVC standard provides to enhance the compression ratio of video sequences. Compared with the context-based adaptive variable length coding (CAVLC), CABAC can obtain a better compression ratio at the price of higher computation complexity. In particular, the inherent data dependency and various types of syntax elements in CABAC results in a dramatically increased complexity if two bins obtained from binarized syntax elements are handled at a time. By analyzing the distribution of binarized bins in different video sequences, this work shows how to effectively improve the encoding rate with limited hardware overhead by allowing only a certain type of syntax element to be processed two bins at a time. Together with the proposed context memory management scheme and range renovation method, experimental results reveal that an encoding rate of up to 410M-bin/s can be obtained with a limited increase in hardware requirement. Compared with related works that do not support multi-symbol encoding, our development can achieve nearly twice their throughput rates with less than 25% hardware overhead.
- (社)電子情報通信学会の論文
- 2009-04-01
著者
-
SHIEH Ming-Der
Department of Electrical Engineering, National Cheng-Kung University
-
Shieh Ming-der
Department Of Electrical Engineering National Cheng-kung University
-
Shieh Ming-der
Department Of Electrical Engineering National Cheng Kung University
-
Zeng Ying-jhong
Department Of Electrical Engineering National Cheng-kung University
-
LO Chia-Cheng
Department of Electrical Engineering, National Cheng-Kung University
-
Lo Chia-cheng
Department Of Electrical Engineering National Cheng-kung University
関連論文
- Blind Channel Estimation for SIMO-OFDM Systems without Cyclic Prefix
- Reducing Interconnect Complexity for Efficient Path Metric Memory Management in Viterbi Decoders
- Design of a High-Throughput CABAC Encoder
- High-Speed Low-Complexity Architecture for Reed-Solomon Decoders
- Reconfigurable Homogenous Multi-Core FFT Processor Architectures for Hybrid SISO/MIMO OFDM Wireless Communications
- Design and Implementation of a Low-Complexity Reed-Solomon Decoder for Optical Communication Systems
- Low-Complexity Memory Access Architectures for Quasi-Cyclic LDPC Decoders