Injection-Locked Clock Recovery Using a Multiplexed Oscillator for Half-Rate Data-Recovered Applications

スポンサーリンク

概要

• 論文の詳細を見る

• An injection-locked clock recovery circuit (CRC) with quadrature outputs based on multiplexed oscillator is presented. The CRC can operate at a half-rate speed to provide an adequate locking range with reasonable jitter and power consumption because both clock edges sample the data waveforms. Implemented by 0.18-μm CMOS technique, experimental results demonstrate that it can achieve the phase noise of the recovered clock about -121.55dBc/Hz at 100-kHz offset and -129.58dBc/Hz at 1-MMz offset with ±25MHz lock range, while operating at the input data rate of 1.55Gb/s.

• （社）電子情報通信学会の論文
• 2008-01-01

著者

• Yang Ching-yuan

  Department Of Electrical Engineering National Chung Hsing University

• Chang Ken-hao

  Pixart Imaging Inc.

関連論文

• A 1.25-Gb/s Burst-Mode Half-Rate Clock and Data Recovery Circuit Using Realigned Oscillation(Electronic Circuits)
• A 3.2-GHz Down-Spread Spectrum Clock Generator Using a Nested Fractional Topology
• Injection-Locked Clock Recovery Using a Multiplexed Oscillator for Half-Rate Data-Recovered Applications
• A 1V CMOS Dynamic Back-Gate Forward Bias Prescaler for Frequency Synthesizer Application
• High-Frequency Low-Noise Voltage-Controlled LC-Tank Oscillators Using a Tunable Inductor Technique(Novel Device Architectures and System Integration Technologies)

スポンサーリンク