A Novel Open-Loop High-Speed CMOS Sample-and-Hold
スポンサーリンク
概要
- 論文の詳細を見る
- 2006-09-13
著者
-
Hadidi Khayrollah
Urmia University Microelectronics Research Laboratory
-
Hadidi Khayrollah
Urmia Univ. Urmia Irn
-
Khoei Abdollah
Urmia Univ. Urmia Irn
-
Khoei Abdollah
Urmia University Microelectronics Research Laboratory
-
MOUSAZADEH Morteza
Urmia University, Microelectronics Research Laboratory
-
Mousazadeh Morteza
Urmia University Microelectronics Research Laboratory
関連論文
- A Current-Mode, First-Order Takagi-Sugeno-Kang Fuzzy Logic Controller, Supporting Rational-Powered Membership Functions(Analog Circuits and Related SoC Integration Technologies)
- Design of a New Folded Cascode Op-Amp Using Positive Feedback and Bulk Amplification(Analog Circuits and Related SoC Integration Technologies)
- Design of Analog Current-Mode Loser-Take-All Circuit(Analog Circuit and Device Technologies)
- Modified CMOS Op-Amp with Improved Gain and Bandwidth(Analog Circuit and Device Technologies)
- A Low-Power, Small-Size 10-Bit Successive-Approximation ADC(Analog Signal Processing)
- A Novel Open-Loop High-Speed CMOS Sample-and-Hold
- A Novel and Very Fast 4-2 Compressor for High Speed Arithmetic Operations
- Ultra High Speed Modified Booth Encoding Architecture for High Speed Parallel Accumulations