Image-Scan Video Segmentation Architecture and FPGA Implementation
スポンサーリンク
概要
- 論文の詳細を見る
- 2006-09-13
著者
-
Mattausch H.
Research Center For Nanodevices And Systems Hiroshima University
-
Koide T.
Research Center For Nanodevices And Systems Hiroshima University
-
MORIMOTO T.
Research Center for Nanodevices and Systems, Hiroshima University
-
ADACHI H.
Research Center for Nanodevices and Systems, Hiroshima University
-
YAMAOKA K.
Research Center for Nanodevices and Systems, Hiroshima University
-
AWANE K.
Research Center for Nanodevices and Systems, Hiroshima University
-
Awane K.
Research Center For Nanodevices And Systems Hiroshima University
関連論文
- LDMOS Model for Device and Circuit Optimization
- Surface-Potential-Based MOS-Varactor Model for RF Applications
- Enhanced Quantum Effect for Sub-0.1μm Pocket Technologies and Its Relevance for the On-Current Condition
- Deep Neutral Oxide Traps Near Midgap at Corners of Nonplanar MOS-Capacitors
- Frequency Dependence of Measured MOSFET Distortion Characteristic
- Nearest-Euclidean-Distance Search Associative Memory with Fully Parallel Mixed Digital-Analog Match Circuitry
- Image-Scan Video Segmentation Architecture and FPGA Implementation