Mattausch H. | Research Center For Nanodevices And Systems Hiroshima University
スポンサーリンク
概要
関連著者
-
Mattausch H.
Research Center For Nanodevices And Systems Hiroshima University
-
MATTAUSCH H.
Research Center for Nanodevices and Systems, Hiroshima University
-
Miura Mattausch
Hiroshima University
-
MATTAUSCH H.
Hiroshima University
-
MIYAKE M.
Hiroshima University
-
MIURA MATTAUSCH
Graduate School of Advanced Sciences of Matter, Hiroshima University
-
Kumashiro S.
Semiconductor Technology Academic Research Center
-
Miura Mattausch
Graduate School Of Advanced Sciences Of Matter Hiroshima University
-
MIYAKE M.
Graduate School of Advanced Sciences of Matter, Hiroshima University
-
OHGURO T.
Semiconductor Technology Academic Research Center
-
IIZUKA T.
Semiconductor Technology Academic Research Center
-
TAGUCHI M.
Semiconductor Technology Academic Research Center
-
MIYAMOTO S.
Semiconductor Technology Academic Research Center
-
SADACHIKA N.
Hiroshima University
-
Koide T.
Research Center For Nanodevices And Systems Hiroshima University
-
Takeda Y.
Graduate School of Science, Osaka Univ.
-
Navarro D.
Graduate School Of Advanced Sciences Of Matter Hiroshima University
-
ONO T.
Departments of Embryology, Biochemistry and Genetics, Institute for Developmental Research, Aichi Hu
-
Miura Mattausch
Department Of Electrical Engineering Hiroshima University
-
SADACHIKA N.
Graduate School of Advanced Sciences of Matter, Hiroshima University
-
MIZUKANE Y.
Graduate School of Advanced Sciences of Matter, Hiroshima University
-
EZAKI T.
Graduate School of Advanced Sciences of Matter, Hiroshima University
-
MORIKAWA K.
Research Center for Nanodevices and Systems, Hiroshima University
-
UENO H.
Faculty of Engineering, Hiroshima University
-
KITAMARU D.
Faculty of Engineering, Hiroshima University
-
TANAKA M.
Faculty of Engineering, Hiroshima University
-
OKAGAKI T.
Faculty of Engineering, Hiroshima University
-
MIURA MATTAUSCH
Faculty of Engineering, Hiroshima University
-
YAMAGUCHI T.
Semiconductor Technology Academic Research Center
-
YAMASHITA K.
Semiconductor Technology Academic Research Center
-
NAKAYAMA N.
Semiconductor Technology Academic Research Center
-
BAUMGAERTNER H.
Research Center for Nano-device and Systems, Hiroshima University
-
MINAMI T.
Graduate School of Advanced Sciences of Matter, Hiroshima University
-
MATTAUSCH H.
Graduate School of Advanced Sciences of Matter, Hiroshima University
-
YOKOMICHI M.
Hiroshima University
-
KAJIWARA T.
Hiroshima University
-
YUMISAKI A.
Hiroshima University
-
Mizukane Y.
Graduate School Of Advanced Sciences Of Matter Hiroshima University
-
Kitamaru D.
Faculty Of Engineering Hiroshima University
-
Baumgaertner H.
Research Center For Nano-device And Systems Hiroshima University
-
Abedin M.
Research Center For Nanodevices And Systems Hiroshima University
-
TANAKA Y.
Research Center for Nanodevices and Systems, Hiroshima University
-
AHMADI A.
Research Center for Nanodevices and Systems, Hiroshima University
-
KOIDE T.
Research Center for Nanodevices and Systems, Hiroshima University
-
Ahmadi A.
Research Center For Nanodevices And Systems Hiroshima University
-
Okagaki T.
Faculty Of Engineering Hiroshima University
-
Ezaki T.
Graduate School Of Advanced Sciences Of Matter Hiroshima University
-
MORIMOTO T.
Research Center for Nanodevices and Systems, Hiroshima University
-
ADACHI H.
Research Center for Nanodevices and Systems, Hiroshima University
-
YAMAOKA K.
Research Center for Nanodevices and Systems, Hiroshima University
-
AWANE K.
Research Center for Nanodevices and Systems, Hiroshima University
-
Awane K.
Research Center For Nanodevices And Systems Hiroshima University
著作論文
- LDMOS Model for Device and Circuit Optimization
- Surface-Potential-Based MOS-Varactor Model for RF Applications
- Enhanced Quantum Effect for Sub-0.1μm Pocket Technologies and Its Relevance for the On-Current Condition
- Deep Neutral Oxide Traps Near Midgap at Corners of Nonplanar MOS-Capacitors
- Frequency Dependence of Measured MOSFET Distortion Characteristic
- Nearest-Euclidean-Distance Search Associative Memory with Fully Parallel Mixed Digital-Analog Match Circuitry
- Image-Scan Video Segmentation Architecture and FPGA Implementation