Natsui Masanori | Center for Spintronics Integrated Systems, Tohoku University

スポンサーリンク

概要

• Natsui Masanoriの詳細を見る
• 同名の論文著者
• Center for Spintronics Integrated Systems, Tohoku Universityの論文著者

関連著者

• Hanyu Takahiro

  Center for Spintronics Integrated Systems, Tohoku University

• Natsui Masanori

  Center for Spintronics Integrated Systems, Tohoku University

• Endoh Tetsuo

  Center For Interdisciplinary Research Tohoku University

• Ohno Hideo

  Center For Spintronics Integrated Systems Tohoku University

• Natsui Masanori

  Center for Spintronics Integrated Systems, Tohoku University, Sendai 980-8577, Japan

• Suzuki Daisuke

  Center for Spintronics Integrated Systems, Tohoku University

• Ikeda Shoji

  Center For Spintronics Integrated Systems Tohoku University

• Katsumata Akira

  Laboratory for Brainware Systems, Research Institute of Electrical Communication, Tohoku University, Sendai 980-8577, Japan

• Hanyu Takahiro

  Center for Spintronics Integrated Systems, Tohoku University, Sendai 980-8577, Japan

• Matsunaga Shoun

  Center for Spintronics Integrated Systems, Tohoku University, Sendai 980-8577, Japan

• Matsunaga Shoun

  Center for Spintronics Integrated Systems (CSIS), Tohoku University, Sendai 980-8577, Japan

• Sato Hideo

  Center for Spintronics Integrated Systems, Tohoku University, Sendai 980-8577, Japan

• Mochizuki Akira

  Center for Spintronics Integrated Systems, Tohoku University

• Miura Sadahiko

  Green Platform Research Laboratories, NEC Corporation

• Honjo Hiroaki

  Green Platform Research Laboratories, NEC Corporation

• Kinoshita Keizo

  Center for Spintronics Integrated Systems, Tohoku University

• Lin Yuhui

  Research Institute of Electrical Communication, Tohoku University, Sendai 980-8577, Japan

もっと見る 閉じる

著作論文

• Design of a Nine-Transistor/Two-Magnetic-Tunnel-Junction-Cell-Based Low-Energy Nonvolatile Ternary Content-Addressable Memory
• Fabrication of a Magnetic Tunnel Junction-Based 240-Tile Nonvolatile Field-Programmable Gate Array Chip Skipping Wasted Write Operations for Greedy Power-Reduced Logic Applications
• A 71%-Area-Reduced Six-Input Nonvolatile Lookup-Table Circuit Using a Three-Terminal Magnetic-Tunnel-Junction-Based Single-Ended Structure

スポンサーリンク