AMASHITA Takuro | Kobe University

スポンサーリンク

概要

• 同名の論文著者
• Kobe Universityの論文著者

関連著者

• Kawaguchi Hiroshi

  Kobe Univ. Kobe‐shi Jpn

• OKUMURA Shunsuke

  Kobe University

• YOSHIMOTO Shusuke

  Kobe University

• AMASHITA Takuro

  Kobe University

• YOSHIMOTO Masahiko

  JST CREST

• Nii Koji

  Renesas Electronics Corporation

• YOSHIMOTO Masahiko

  JST, CREST

著作論文

• Multiple-Bit-Upset and Single-Bit-Upset Resilient 8T SRAM Bitcell Layout with Divided Wordline Structure
• Bit-Error and Soft-Error Resilient 7T/14T SRAM with 150-nm FD-SOI Process
• Multiple-Bit-Upset and Single-Bit-Upset Resilient 8T SRAM Bitcell Layout with Divided Wordline Structure

スポンサーリンク