Lee Sang_yeop | Solutions Research Laboratory Tokyo Institute Of Technology
スポンサーリンク
概要
関連著者
-
Masu Kazuya
Solutions Research Laboratory Tokyo Institute Of Technology
-
Ishihara Noboru
Solutions Research Laboratory Tokyo Institute Of Technology
-
Ito Hiroyuki
Solutions Research Laboratory, Tokyo Institute of Technology
-
Lee Sang_yeop
Solutions Research Laboratory Tokyo Institute Of Technology
-
MASU Kazuya
Solutions Research Laboratory, Tokyo Institute of Technology
-
Tanoi Satoru
Solution Science Research Laboratory (SSRL), Tokyo Institute of Technology
-
Lee Sang_yeop
Solutions Research Laboratory, Tokyo Institute of Technology
-
Kamimura Tatsuya
Solutions Research Laboratory, Tokyo Institute of Technology, Yokohama 226-8503, Japan
-
KANEMARU Norifumi
Solutions Research Laboratory, Tokyo Institute of Technology
-
IKEDA Sho
Solutions Research Laboratory, Tokyo Institute of Technology
-
ISHIHARA Noboru
Solutions Research Laboratory, Tokyo Institute of Technology
-
Masu K
Research Institute Of Electrical Communication Tohoku University
-
Masu Kazuya
Integrated Research Institute
-
Ito H
National Agricultural Res. Organization Mie Jpn
-
Ishihara Noboru
東工大
-
Masu Kazuya
東工大
-
Ito Hiroyuki
Precision And Intelligence Laboratory Tokyo Institute Of Technology
-
Itoh H
Osaka Univ. Pharmaceutical Sci. Osaka Jpn
-
Ito H
Precision And Intelligence Laboratory Tokyo Institute Of Technology
-
Ikeda Sho
Solutions Research Laboratory, Tokyo Institute of Technology, Yokohama 226-8503, Japan
-
TANOI Satoru
Solutions Research Laboratory, Tokyo Institute of Technology
著作論文
- An Inductorless Phase-Locked Loop with Pulse Injection Locking Technique in 90 nm CMOS (集積回路)
- Injection-locked fractional frequency multiplier with automatic reference pulse-selection technique
- A Ring-VCO-Based Injection-Locked Frequency Multiplier with Novel Pulse Generation Technique in 65nm CMOS
- An Inductorless Phase-Locked Loop with Pulse Injection Locking Technique in 90nm CMOS
- A Ring-VCO-Based Injection-Locked Frequency Multiplier with Novel Pulse Generation Technique in 65nm CMOS