PARK Joo-Han | LDI Process Architecture, LSI Development Team, SYSTEM-LSI Division, Semiconductor Business, Samsung
スポンサーリンク
概要
- 同名の論文著者
- LDI Process Architecture, LSI Development Team, SYSTEM-LSI Division, Semiconductor Business, Samsungの論文著者
関連著者
-
Kim Min-soo
Memory R & D Division Hyundai Electronics Industries Co. Ltd.
-
Park Joo-han
Lsi Process Architecture Lsi Development Team System-lsi Division Samsung Electronics Co. Ltd.
-
Park J‐h
Advanced Technology Development Team Memory Division Semiconductor Business Samsung Electronics Co.
-
Kim E‐s
Samsung Electronics Co. Ltd. Kyungki‐do Kor
-
Kim Eun-san
Pohang Accelerator Laboratory Pohang University Of Science And Technology (postech)
-
KIM Seong-Ho
LDI Process Architecture, LSI Development Team, SYSTEM-LSI Division, Semiconductor Business, Samsung
-
KIM Sung-Hoan
LDI Process Architecture, LSI Development Team, SYSTEM-LSI Division, Semiconductor Business, Samsung
-
KIM Sung-Eun
LDI Process Architecture, LSI Development Team, SYSTEM-LSI Division, Semiconductor Business, Samsung
-
KIM Myung-Soo
LDI Process Architecture, LSI Development Team, SYSTEM-LSI Division, Semiconductor Business, Samsung
-
PARK Joo-Han
LDI Process Architecture, LSI Development Team, SYSTEM-LSI Division, Semiconductor Business, Samsung
-
KIM Eun-Soo
LDI Process Architecture, LSI Development Team, SYSTEM-LSI Division, Semiconductor Business, Samsung
-
Kim Myung-soo
Ldi Process Architecture Lsi Development Team System-lsi Division Semiconductor Business Samsung Ele
-
Park June-hyoung
Center For Near-field Atom-photon Technology Seoul National University
-
Kim S‐h
Lsi Process Architecture Lsi Development Team System-lsi Division Samsung Electronics Co. Ltd.
-
Park J‐g
Pohang Univ. Sci. And Technol. Pohang Kor
-
Kim Seong-ho
Ldi Process Architecture Lsi Development Team System-lsi Division Semiconductor Business Samsung Ele
-
Kim Jin-tae
Ldi Process Architecture Lsi Development Team System-lsi Division Semiconductor Business Samsung Ele
著作論文
- Process Design for Preventing the Gate Oxide Thinning in the Integration of Dual Gate Oxide Transistor
- New STI Scheme to Compensate Gate Oxide Thinning at STI Corner Edge for the Devices Using Thick Dual Gate Oxide