Woo Dong-Soo | Inter-University Semiconductor Research Center, Seoul National University
スポンサーリンク
概要
Inter-University Semiconductor Research Center, Seoul National University | 論文
- Side-Gate Design Optimization of 50nm MOSFETs with Electrically Induced Source/Drain
- Side-gate Length Optimization for 50nm Induced Source/Drain MOSFETs
- Nanoscale Multi-Line Patterning Using Sidewall Structure
- Capacitorless DRAM Cell with Highly Scalable Surrounding Gate Structure
- Nanoscale Poly-Si Line Formation and Its Uniformity