Flat Band Voltage Shifts in Pentacene Organic Thin-Film Transistors
スポンサーリンク
概要
- 論文の詳細を見る
We have identified the mechanism of capacitance–voltage ($C$–$V$) hysteresis behavior often observed in pentacene organic thin-film transistors (OTFTs). The $C$–$V$ characteristics were measured for pentacene OTFTs fabricated on glass substrates with MoW as gate/source/drain electrode and tetraethoxysilane (TEOS) SiO2 as gate insulator. The measurements were made at room temperature and elevated temperatures. From the room temperature measurements, we found that the hysteresis behavior was caused by hole injection into the gate insulator from the pentacene semiconductor for large negative gate voltages, resulting in the negative flat-band voltage shift. However electron injection was observed only at elevated temperatures.
- Japan Society of Applied Physicsの論文
- 2005-11-10
著者
-
Suh Min
Corporate R&d Center Samsung Sdi Co. Ltd.
-
Chung Ho-kyoon
Corporate R&d Center Samsung Sdi Co. Ltd.
-
Chung Ho-Kyoon
Corporate R&D Center, Samsung SDI Co., Ltd., 428-5, Gongse-Ri, Kiheung-Eup, Yongin-City, Gyeonggi-Do 449-902, Korea
-
Suh Min
Corporate R&D Center, Samsung SDI Co., Ltd., 428-5, Gongse-Ri, Kiheung-Eup, Yongin-City, Gyeonggi-Do 449-902, Korea
-
Kim Sun-Jin
School of Electrical Engineering #32, Seoul National University, Kwanak P.O. Box 34, Seoul 151-742, Korea
-
So Myeong-Seob
IXYS Corporation, 3540 Bassett St., Santa Clara, CA 95054-2704, U.S.A.
-
Kim Sung-Jin
School of Electrical Engineering #32, Seoul National University, Kwanak P.O. Box 34, Seoul 151-742, Korea
関連論文
- Low-Leakage Polymeric Thin-Film Transistors Fabricated by Laser Assisted Lift-Off Technique
- Flat Band Voltage Shifts in Pentacene Organic Thin-Film Transistors