A High-Speed Trace-Driven Cache Configuration Simulator for Dual-Core Processor L1 Caches

スポンサーリンク

概要

• 論文の詳細を見る

• Recently, multi-core processors are used in embedded systems very often. Since application programs is much limited running on embedded systems, there must exists an optimal cache memory configuration in terms of power and area. Simulating application programs on various cache configurations is one of the best options to determine the optimal one. Multi-core cache configuration simulation, however, is much more complicated and takes much more time than single-core cache configuration simulation. In this paper, we propose a very fast dual-core L1 cache configuration simulation algorithm. We first propose a new data structure where just a single data structure represents two or more multi-core cache configurations with different cache associativities. After that, we propose a new multi-core cache configuration simulation algorithm using our new data structure associated with new theorems. Experimental results demonstrate that our algorithm obtains exact simulation results but runs 20 times faster than a conventional approach.

著者

• Yanagisawa Masao

  Dept. Electronics Waseda Univ.

• Togawa Nozomu

  Dept. of Computer Science and Engineering, Waseda University

• Tawada Masashi

  Dept. of Computer Science and Engineering, Waseda University

関連論文

• Partially-Parallel LDPC Decoder Achieving High-Efficiency Message-Passing Schedule(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
• Reconfigurable Adaptive FEC System Based on Reed-Solomon Code with Interleaving(Adaptive Signal Processing, Recent Advances in Circuits and Systems-Part 1)
• FPGA-Based Reconfigurable Adaptive FEC(System Level Design)(VLSI Design and CAD Algorithms)
• High-Level Power Optimization Based on Thread Partitioning(System Level Design)(VLSI Design and CAD Algorithms)
• C-5 A Software/Hardware Codesign for MPEG Encoder
• Low Power LDPC Code Decoder Architecture Based on Intermediate Message Compression Technique
• Speeding-up exact and fast FIFO-based cache configuration simulation
• EFFECT OF A LOW MAGNETIC FIELD ON SHOOT GROWTH IN SOME PLANTS
• MH4 : multiple-supply-voltages aware high-level synthesis for high-integrated and high-frequency circuits for HDR architectures
• A High-Speed Trace-Driven Cache Configuration Simulator for Dual-Core Processor L1 Caches

スポンサーリンク