MH4 : multiple-supply-voltages aware high-level synthesis for high-integrated and high-frequency circuits for HDR architectures

スポンサーリンク

概要

• 論文の詳細を見る

• In this paper, we propose multiple-supply-voltages aware high-level synthesis algorithm for HDR architectures which realizes high-speed and high-efficient circuits. We propose three new techniques: virtual area estimation, virtual area adaptation, and floor-planning-directed huddling, and integrate them into our HDR architecture synthesis algorithm. Virtual area estimation/adaptation effectively estimates a huddle area by gradually reducing it during iterations, which improves the convergence of our algorithm. Floorplanning-directed huddling determines huddle composition very effectively by performing floorplanning and functional unit assignment inside huddles simultaneously. Experimental results show that our algorithm achieves about 29% run-time-saving compared with the conventional algorithms, and obtains a solution which cannot be obtained by our original algorithm even if a very tight clock constraint is given.

著者

• Yanagisawa Masao

  Dept. Electronics Waseda Univ.

• Togawa Nozomu

  Dept. of Computer Science and Engineering, Waseda University

• SHI Youhua

  Waseda Institute for Advanced Study, Waseda University

• YANAGISAWA Masao

  Dept. of Electronic and Photonic Systems, Waseda University

• Abe Shin-ya

  Dept. of Computer Science and Engineering, Waseda University

関連論文

• Partially-Parallel LDPC Decoder Achieving High-Efficiency Message-Passing Schedule(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
• Reconfigurable Adaptive FEC System Based on Reed-Solomon Code with Interleaving(Adaptive Signal Processing, Recent Advances in Circuits and Systems-Part 1)
• FPGA-Based Reconfigurable Adaptive FEC(System Level Design)(VLSI Design and CAD Algorithms)
• High-Level Power Optimization Based on Thread Partitioning(System Level Design)(VLSI Design and CAD Algorithms)
• C-5 A Software/Hardware Codesign for MPEG Encoder
• Low Power LDPC Code Decoder Architecture Based on Intermediate Message Compression Technique
• Speeding-up exact and fast FIFO-based cache configuration simulation
• EFFECT OF A LOW MAGNETIC FIELD ON SHOOT GROWTH IN SOME PLANTS
• MH4 : multiple-supply-voltages aware high-level synthesis for high-integrated and high-frequency circuits for HDR architectures
• Floorplan Driven Architecture and High-Level Synthesis Algorithm for Dynamic Multiple Supply Voltages
• A High-Speed Trace-Driven Cache Configuration Simulator for Dual-Core Processor L1 Caches

もっと見る 閉じる

スポンサーリンク