A 32-bit 16-program-cycle nonvolatile memory for analog circuit calibration in a standard 0.18µm CMOS

スポンサーリンク

概要

• 論文の詳細を見る

• We propose a 32-bit 16-program-cycle nonvolatile memory fabricated in a standard 0.18µm CMOS technology based on a channel hot-electron trapping at the transistor gate sidewall. Its target application is calibration of RF/analog circuits for multiband/multimode communication systems, that demands in-field multiple-time programmability and data select-ability. The issue of the one-time programmability in the proposed memory cell is overcome by the addressing memory cell array, and the promised reliability is observed through the optimization of program and restore operations. The developed nonvolatile memory is applied to a dual-band PLL synthesizer with an area overhead of 8.5%.

著者

• Lee Jun

  Research Institute Of Electrical Communication Tohoku University

• Masui Shoichi

  Research Institute Of Electrical Communication Tohoku University

関連論文

• C-12-48 Optimization of Program and Restore Operations in CMOS-Compatible Nonvolatile Latch
• C-12-59 3.5mW 15μsec-Start-Up 5μsec-Settling Fractional-N PLL Synthesizer
• A 3.5mW 5µsec settling time dual-band fractional-N PLL synthesizer
• A 32-bit 16-program-cycle nonvolatile memory for analog circuit calibration in a standard 0.18µm CMOS

スポンサーリンク