LP2D: a novel low-power 2D memory for sliding-window applications in vector DSPs
スポンサーリンク
概要
- 論文の詳細を見る
The power consumption of the 2D memory restricts its usage in vector DSPs for sliding-window applications with irregular memory accesses. This paper introduces a novel Low-Power 2D memory (LP2D), which can effectively reduce the power consumption to the traditional 2D memory without sacrificing its performance. By the theory analysis, we design an adjacent address checker which can generate the bank control mask to turn off some power-sensitive circuits of the 2D memory. Experimental results show that the LP2D can reduce the power consumption by 31.7%∼62.9% with less than 1.3% additional hardware cost, as compared with the traditional 2D memory schemes.
著者
-
Chen Shuming
Computer School, National University of Defense Technology
-
Zhang Kai
Computer School, National University of Defense Technology
-
Chen Hu
Computer School, National University of Defense Technology
-
Wang Yaohua
Computer School, National University of Defense Technology
-
Liu Sheng
Computer School, National University of Defense Technology
-
Ning Xi
Computer School, National University of Defense Technology
-
Wan Jianghua
Computer School, National University of Defense Technology
関連論文
- A novel parallel memory organization supporting multiple access types with matched memory modules
- LP2D: a novel low-power 2D memory for sliding-window applications in vector DSPs
- A cost conscious performance model for media processors
- A novel QPP interleaver for parallel turbo decoder