A Case Study: Energy Efficient High Throughput Chip Multi-Processor Using Reduced-complexity Cores for Transaction Processing Workload
スポンサーリンク
概要
- 論文の詳細を見る
The pursuit of instruction-level parallelism using more transistors produces diminishing returns and also increases power dissipation of general purpose processors. This paper studies a chip multi-processor (CMP) with smaller processor cores as a means to achieve high aggregate throughput and improved energy efficiency. The benefit of this design approach increases as the number of cores on a chip increases, as enabled by semiconductor process scaling. The feasibility of a processor core 40% of the size of a baseline high performance processor that delivers about 70% of its performance is shown. The CMP populated by smaller cores to fill the same silicon area delivers 2.3 times higher performance in transaction processing represented by TPC-C benchmarks than the baseline processor scaled into the same technology. The CMP also achieves 38% higher energy efficiency.
著者
-
Walker William
Fujitsu Laboratories of America
-
Asato Akira
Fujitsu Laboratories Ltd.
-
ANDO HISASHIGE
Fujitsu Limited
-
KAWABA MOTOYUKI
Fujitsu Laboratories Ltd.
-
OKAWARA HIDEKI
Fujitsu Laboratories Ltd.
-
Walker William
Fujitsu Laboratories of America, USA
-
Ando Hisashige
Fujitsu Limited, Japan
-
Okawara Hideki
Fujitsu Laboratories Ltd., Japan
関連論文
- 低振幅チャージ再利用型低電力SOI加算器
- 低振幅チャージ再利用型低電力SOI加算器
- A Case Study : Energy Efficient High Throughput Chip Multi-Processor Using Reduced-complexity Cores for Transaction Processing Workload(Processor Architecture)
- A Case Study: Energy Efficient High Throughput Chip Multi-Processor Using Reduced-complexity Cores for Transaction Processing Workload
- NSIM : An Interconnection Network Simulator for Extreme-Scale Parallel Computers